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Abstract 
Part I: 
This thesis is motivated by the increasing demand for power quality improvement. 
Power factor correction topologies for both single- and the three-phase utility lines are 
investigated and new modes of operation are introduced. The discussed topologies are 
so-called automatic power factor correctors. The current shaping function is a natural 
property of these circuits, and no extra current control loop is necessary. 
In both the single- and three-phase cases, a control method is introduced which 
provides full output regulation and simultaneously reduces the distortion of the input 
current at no extra cost. 
Whereas in the single-phase topology, galvanic isolation is easily obtained, in the 
three-phase topology, some obstacles have to be overcome. The isolated three-phase 
converter has an inherent output voltage ripple. This problem is analyzed and a solution 
is presented. 
Results obtained on experimental circuits agree well with the prediction and 
therefore confirm the validity ofthe analysis. 
Part ll: 
The small-signal behavior of converters in discontinuous conduction mode (DCM) is 
investigated using an alternative approach. Transfer functions obtained by state-space 
averaging in DCM do not provide accurate results at higher frequencies. A correction 
term is introduced that can be added to the transfer function. This greatly enhances the 
accuracy. 
Vl 
For converters operating in DCM, the state-space averaging method as originally 
introduced is relatively complicated if more than one element operates in discontinuous 
conduction mode. In this thesis, a standardized procedure is introduced to perform 
state-space averaging. Also, the complexity of this procedure does not increase as the 
number of discontinuous states increases. 
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Chapter 1 
Introduction 
In today's world the need for electrical power is ever present. Electrical power 
appears in two different forms, namely as dc-power or ac-power. The discipline of 
power electronics is concerned with the conversion of power from one form to another. 
Power converters can be classified into four basic categories. The four types are dc-to-
dc converters, ac-to-dc rectifiers, dc-to-ac inverters and ac-to-ac cycloconverters. This 
part of the thesis is concerned with ac-to-dc rectification. 
Electrical power is predominantly distributed in the form of ac-power. In recent 
decades the demand for dc-power has increased exponentially. This is due to electronic 
equipment such as computers, consumer electronics and communication systems to 
name a few. All these loads require dc-power in order to operate. Therefore, there is a 
rapidly growing need for ac-to-dc rectification circuits. These circuits constitute the 
interface between the ac-power line and the dc-load. 
Ideally, the input voltage and input current to an ac-to-dc rectifier are both in-phase 
sine waves, and the output voltage is constant, independent of the current drawn from 
the rectifier. Thus, the input impedance is purely resistive, and the output impedance is 
zero. The subject of power quality is concerned with how closely the ideal situation is 
obtained at the input to the rectifier. In Chapter 2, the basic definitions quantifying 
power quality are defined and their mutual relation is derived. The two most important 
indicators of power quality are total harmonic distortion (THD) and power factor (PF). 
The THD is a measure of the distortion of a signal. A pure sine wave has a THD equal 
to zero. The power factor indicates what fraction of the apparent power (VA-product) 
present in a system is actually delivered to the load. Ideally, the power factor is unity. 
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Ac-power systems can be divided in two groups, namely single-phase systems and 
three-phase systems. The simplest, and historically most frequently employed, method 
of the ac-to-dc rectification is the use of a full-wave rectifier bridge followed by a large 
energy storage capacitor. This type of rectifier, discussed in Chapter 3, generates a 
large amount of distortion in the input current. Since the utility line is a non-ideal 
voltage source with a finite impedance, the current distortion also causes a voltage 
distortion. Although a single rectifier circuit has little effect on the voltage waveform, 
the immense number of these rectifiers causes severe problems. Chapter 3 also deals 
with conventional three-phase ac-to-dc rectification. In this case, the distortion is 
naturally less severe but still substantial. 
Because the distortion problem has increased so dramatically, international standards 
have been imposed with the objective to limit the current distortion. In order to meet 
these limits, new and more sophisticated ac-to-dc rectifier circuits are necessary. In the 
past decade, power electronics engineers have invested a considerable amount of effort 
in search of suitable topologies which avoid the current distortion, or reduce it to an 
acceptable level. These circuits are called power factor correctors (PFC) or current 
shapers. 
A vast number of topologies have been proposed. The most straightforward 
approach is a two-stage solution. The first stage removes the distortion from the input 
current, and the second stage regulates the output voltage. Both stages are decoupled by 
means of a large energy storage capacitor between them. 
There are two distinct types of power factor correctors, controlled PFC circuits and 
automatic PFC circuits. In the topologies of the first group, the input current is 
monitored and compared with an ideal reference. The difference is used in a fast 
feedback loop which controls the input current so that it closely follows the reference. 
Automatic PFC circuits do not require current sensing as current shaping is a natural 
property of these circuits. When the basic automatic power factor correction topologies, 
such as the Boost and the Buck-Boost, were first introduced, they were operated with 
constant duty ratio over one line cycle. However, in many practical cases, the output 
voltage of the converter must be tightly controlled by some means. The most obvious 
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method is the implementation of a feedback loop. The bandwidth of this loop, however, 
must be well below the line frequency in order to ensure the required constant duty ratio 
over one line cycle. This does not allow tight load regulation, and is therefore 
contradictory. These ac-to-dc rectifiers also exhibit an undesirable output voltage ripple 
at twice the line frequency, requiring in most cases a post regulator. 
These two-stage solutions are however, bulky, complex and expenSIve. It is 
therefore natural to search for single-stage solutions which can simultaneously provide 
low distortion of the input current, and well-regulated output voltage. This search has 
lead to single-stage solutions which incorporate a high bandwidth output voltage control 
loop, and inherently possess a high quality input current waveform. 
All topologies presented in this thesis are automatic power factor correctors. A fast 
feedback loop is not only possible but is in fact essential for optimum performance with 
regard to the input current distortion. Such a topology for a three-phase ac-to-dc 
rectifier is introduced and analyzed in Chapter 4. This circuit is not able to completely 
avoid the input current distortion, but can drastically reduced it. If a fast output 
feedback loop is employed, the current waveform can be further improved. Thus, with 
a fast control loop, two goals are achieved simultaneously, an improved input current 
waveform and a well-regulated output voltage. Therefore, in this topology the fast 
output regulation is not merely an option; it is required to achieve optimum 
performance at the input of the rectifier. In addition, because the topology is based on a 
Boost converter high efficiency is achieved. 
The disadvantages of this converter are the high output voltage and also the fact that 
galvanic isolation is not easily implemented. In Chapter 5, two extensions of the 
converter are discussed. These extensions, derived from the Cuk and the Sepic 
converters, are able to solve both problems. Galvanic isolation is easily included, and 
the output voltage can be chosen arbitrarily. The principal problem associated with 
these topologies is that they tend to have an output voltage ripple at six times the line 
frequency. The nature of this problem is investigated, and a solution is presented. 
In Chapter 6, a single-phase ac-to-dc rectifier is investigated. It can be realized as 
both, an isolated or non-isolated version. The topology exhibits similar characteristics 
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to the three-phase ac-to-dc rectifier discussed in Chapter 4. Optimum performance is 
achieved when a fast output feedback is employed. If the converter is designed 
appropriately, the input current distortion nearly vanishes. Once again, a fast control 
loop performs two tasks simultaneously, both improving the input current waveform 
and providing full output regulation. 
6 
Chapter 2 
Definitions 
In this chapter the definitions of the most important quantities characterizing the 
power quality of ac systems are briefly reviewed. Most power electronics and power 
processing engineers are familiar with the concepts introduced here. Nevertheless, it is 
important to clearly state all the definitions since some quantities may be defined slightly 
differently by various sources. 
2.1 Periodic Signals 
All the definitions introduced in this chapter apply to periodic functions. A function 
it (t) is periodic with a period length T if it satisfies 
it(t) = it(t + T) (2.1.1) 
It is common practice to normalize it (t) with respect to t such that the period of the 
function becomes 27t. The normalized function I(e) must satisfy 
(2.1.2) 
The periodicity of 1 (e) stated in (2.1 .1) can be expressed as 
I(e) = I(e + 27t) (2.1.3) 
The normalized expressions tend to be simpler. Therefore, in this thesis, this form is 
always used. 
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2.2 Fourier Series Representation of a Periodic Signal 
Each function satisfYing (2.1.3) has a Fourier series expansion of the form 
<Xl 
j(e) = ao + .JiL(ak cos(ke)+ bk sin(ke)) (2.2.1) 
k=l 
where 
1 27t 
ao = - f j(e)aB 21t 0 (2.2.2) 
1 27t 
ak = r;; f j(e)cos(ke)aB 
,,21t 0 
(2.2.3) 
1 27t 
bk = r;; f j(e)sin(ke)aB 
,,21t 0 
(2.2.4) 
This definition was chosen because ak (k = 0,1,2, ... ) and bk (k = 1,2,3, ... ) are the rms-
values of each individual component of the expansion in (2.2.1). The definition of the 
rms-value is stated in the next section. Sometimes an alternative form of the Fourier 
series expansion is more useful because it consists of a single term for each frequency. 
<Xl 
j(e) = Co + .fiLck sin(ke + <l>k) (2.2.5) 
k=l 
where 
1 27t 
Co = - f j(e)aB 
21t 0 
(2.2.6) 
(2.2.7) 
(2.2.8) 
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(2.2.9) 
The relation between the coefficients of the two fonns of the Fourier series is as follows: 
(2.2.10) 
kk = jak + bk for k = 1,2,3, ... (2.2.11) 
In this thesis both versions, i.e., (2.2.1) and (2.2.5) respectively, are used depending on 
the particular case. The components of the Fourier series expansion (2.2.5) are also 
called harmonic components or simply harmonics. The component of order 1 (i.e., for 
k = 1) is called the fundamental component. 
2.3 Root-MeaD-Square Value 
The root-mean-square value (nns-value) is defined for periodic functions, I.e., 
functions satisfying (2.l.3). The nns-value F rms of a functionj(S) is given by 
1 21t 2 
Frms == - f f (S)aB 
21t 0 
(2.3.1) 
The result is of course unique for any choice of the integration interval. Substituting the 
Fourier series expansion of the j(S) according to (2.2.5) into the fonnula for the nns-
value leads to the following expression: 
In order to simplify this relation, the following two equalities are useful: 
21t J sin(mS + q»aB = 0 
o 
for m = integer 
(2.3.2) 
(2.3.3) 
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21t {O if m:;t: n f sin(mS + <p )sin(ne + <p)aB = . 
o 1t Ifm=n 
for m,n = integer (2.3.4) 
The rms-value can then simply be expressed as 
c==~fc/ 
k=O 
(2.3.5) 
This relation is known as Parseval' s theorem. 
If the function in question is a voltage v(S) or a current i(S) respectively, then the 
corresponding rms-values are given by 
(2.3.6) 
(2.3.7) 
2.4 Total Harmonic Distortion 
The Total Harmonic Distortion (THD) is defined for periodic functions, i.e., functions 
satisfYing (2.1.3), with no dc-component. It is a measure of the amount of higher order 
harmonics of a signal normalized with respect to the fundamental component. In this 
thesis the following, widely accepted definition for the THD of a function f(S) will be 
used: 
(2.4.1) 
where Ck is defined according to (2.2.7) and (2.2.9). By assumption Co is zero. Using 
(2.3.5) and the fact that Co = 0, the THD can be rewritten as 
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(2.4.2) 
It is evident that the THD is zero if the functionj(e) is a pure sine wave since under this 
condition c 1 is identical to F rms . 
2.5 Power Factor 
The power factor is defined if both the voltage and the current have periodic 
waveforms with the same frequency. That means the voltage waveform vee) and current 
waveform ice) satisfy (2.l.3) simultaneously. (Note that the dc quantities are also 
allowed.) The power factor PF is then defined as 
PF=P 
S 
(2.5 .1) 
where P is the averaged power over one period (P is also called the active power) and S 
is the apparent power. P and S are defined by 
1 21t 
P = - J v(e)i(e)aB 
21t 0 
(2.5.2) 
(2.5.3) 
Equation (2.5.2) can be rewritten using the Fourier series expansion of vee) and ice) 
according to (2.2.5). 
(2.5.4) 
Also this expression can be simplified using (2.3.3) and the following equality. 
11 
f sin {me + G>I )sin (ne + G>2) ad = 21t {O if m;;t:.n 
o 1tCOS{G>I - G>2) if m = n 
With this the power given in (2.5.4) can be expressed as 
P = Vola + 'f.VkI kCOS(G>Vk - G>ik) 
k=I 
for m, n = integer 
(2.5.5) 
(2.5.6) 
From (2.2.7) it can easily be concluded that Vk and h are both real non-negative 
numbers. Therefore, the following inequalities hold: 
(2.5.7) 
The left inequality is obvious since the cosine of real arguments is always equal or 
smaller than unity. This inequality becomes an equality if and only if 
(2.5.8) 
Therefore, the voltage and current of any given harmonic component must have the same 
phase displacement. The right inequality in (2.5.7) is the well-known Schwarz inequality 
with equality if and only if 
(2.5.9) 
Note that a must be real and non-negative since hand Vk are real and non-negative. If 
the conditions (2.5.8) and (2.5.9) are satisfied then the following holds: 
v(e)=a.i(e) (2.5.10) 
This can be concluded due to the linearity of the Fourier series expansion given in 
(2 .2.5), or equivalently, since the value of a resistor is a real non-negative number, 
12 
v(e) = R· iCe) (2.5.11) 
Thus, to achieve the special case where P = S , the current waveform must be 
proportional to the voltage waveform. Conversely, ifv(e) and ice) are related according 
to (2.5 .11), then a substitution into (2.2.9) must lead to the conditions (2.5 .8) and 
(2.5.9). Therefore, it can be concluded that 
PF$1 (2.5.12) 
with equality if and only if the voltage and current exhibit resistive behavior on the 
observed terminals; or equivalently if and only if (2. 5 .11) is satisfied. 
2.6 Power Factor Under Ideal Voltage Condition 
The voltage waveform in most ac power systems such as the utility line is ideally a 
clean sine wave. Even though in many cases some distortion in the voltage waveform is 
present, unless otherwise mentioned in this thesis an ideal sine wave is assumed. 
Without loss of generality it is further assumed that this sine wave has no phase shift, i.e., 
q>vI = o. Thus, the line voltage is represented by 
v(e) = vrli sin (e) (2.6.1) 
With this choice: 
(2.6.2) 
Substituting this voltage into the general expression for the power (2.5.6) and into 
(2.5.3) leads to 
(2.6.3) 
(2.6.4) 
The power factor can now be found by substituting these two equations into (2.5.1) 
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(2.6.5) 
or equivalently 
PF = DF· cos(<p) (2.6.6) 
where 
(2.6.7) 
and <p is the phase displacement between the voltage and fundamental current component 
11. The subscript of <p has been dropped because it is the only relevant phase shift. DF is 
commonly referred to as the distortion factor whereas the cos( <p ) is called the 
displacement factor. Clearly, each of these two components of the power factor is either 
equal to or smaller than unity. 
If the voltage is an ideal sine wave, then the power factor, the distortion factor and 
the total harmonic distortion can be related. Equations (2.4.2) and (2.6.5) can be 
combined to result in 
which can be rearranged as 
PF = cos(<p) 
~qeaO + 1 
2.7 Symmetrical Current and Ideal Voltage Waveform 
(2.6.8) 
(2.6.9) 
Very often special current waveforms are encountered which even further simplify the 
expressions. The input currents of the circuits discussed in this thesis satisfy the 
following two relations: 
i(8)=i(n-8) (2.7.1) 
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i(O) = -i(1t+O) (2.7.2) 
Thus, each half wave is symmetrical with respect to the vertical line through its center 
and the negative half wave is equivalent to the positive one (except for the sign). 
Applying the Fourier series expansion according to (2.2.1) through (2.2.4) to these 
currents yields zero for all ak and for all even order bk. These results are derived in the 
Appendix of [1]. The above conditions combine the definitions for the odd periodic 
expansion and the alternating periodic expansion as defined in [1]. Therefore, currents 
satisfying the above conditions can be decomposed using only sine terms of odd order. 
Thus, 
co 
i(O) = Ji'2:J2k-l sin«2k -I)e) (2.7.3) 
k=l 
The fundamental component of such a current is in phase with the voltage. Under this 
condition the power factor given in (2.6.5) reduces to 
PF=l 
Irms 
And (2.6.8) and (2.6.9) simply become 
qea=~ 1 -1 
PF2 
PF= 1 ~qeaO +1 
(2.7.4) 
(2.7.5) 
(2.7.6) 
Thus, there is a one to one correspondence between the power factor and the THD. 
More properties concerning the special waveform are stated in Appendix A.2. 
2.8 Unity Power Factor Versus Zero Total Harmonic Distortion 
In energy processing systems a unity power factor is very desirable. One reason is 
that at unity power factor the rms-values of the voltage and current are minimized for a 
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given power level. The current ratings of the components of energy generation and 
transmission systems can be minimized under this condition. This topic is treated in 
greater detail in Chapter 3. 
In Section 2.5 it has been shown that the current must be proportional to the voltage 
to achieve unity power factor. If the voltage waveform is not an ideal sine wave, then its 
THD is not zero and, thus, the current THD is also not zero. In fact, both the voltage 
and the current THD are equal. If the voltage is an ideal sine wave, then unity power 
factor implies that the displacement factor is 1. Therefore, the conditions under which 
(2.7.5) is valid are satisfied and it can be easily concluded that the THD is equal to zero. 
Thus, a unity power factor is equivalent to a zero THD of the current if the voltage is 
an ideal sine wave. In the more general case of a distorted voltage, unity power factor is 
usually preferred over zero THD. This is because a current proportional to the voltage 
tends to reduce the voltage distortion. However, this effect is only weak. More 
important is the fact that a proportional current is much easier to generate than an ideal 
sine wave if the voltage is distorted. 
The question might be posed why then the THD is used to describe the quality of 
power systems. The THD was originally introduced to specify the quality of audio 
amplifiers. One reason is that the power factor can be very low even with a THD equal 
to zero. This is the case when the displacement factor is low. Another reason is that the 
THD provides a better measure for the distortion of the current waveform even under 
ideal voltage conditions. The power factor can still be very high even with a quite severe 
current distortion. The uncorrected three-phase ac-to-dc converter is an example for this 
behavior. It will be treated in Section 3.2. In order to illustrate the dependence between 
the power factor and the total harmonic distortion, the following approximate relations 
are introduced. Using (2.7.6) it can be shown that for reasonably low THDs E~~ 30%), 
the following relations hold: 
(2.8.1) 
or 
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(2 .8.2) 
These two approximations pennit a much better understanding of the relation between 
power factor and current THD. For example, a THD of 10% still allows a power factor 
of99.5%. These approximations have proven to be very helpful in making estimations. 
However, they are only valid if the voltage is approximately an ideal sine wave and if the 
fundamental component of the current is in phase with the voltage. 
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Chapter 3 
Power Quality of Uncorrected Systems 
In this chapter two different aspects that influence the power quality are briefly 
introduced on different examples. The distinction is made between the power factor 
reduction due to a phase-shift between the voltage and the current at the input terminals 
of a load and due to the harmonic distortion of the current. The goal is to establish the 
motivation for power factor correction, that means, the introduction of switching 
converter circuits, which avoid or at least reduce both of the above. Another aspect of 
power quality, which is not the subject of this thesis, is the high frequency noise 
commonly referred to as EM! (Electro Magnetic Interference). 
3.1 Single-Phase Systems 
3.1.1 Phase Displacement 
Until recently the only concern in power distribution systems was the phase-shift 
between the voltage and current. This phase-shift is caused by loads that have a linear 
impedance with a reactive part. Examples of such loads are motors and fluorescent 
lamps with inductive ballasts. The simplified circuit shown in Fig. 3.1a represents this 
type of load. 
Only the resistance R consumes power from the line. The necessary current IR to 
deliver a given power level P to the load is given by 
(3 .l.1) 
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r---------------I r-------------------
I 
R 
Utility Line Load 
(a) 
(b) 
Figure 3.1: Example of a system with phase displacement. (aj A load with a reactive 
component connected to the utility line and (bj the corresponding current 
phasor diagram. 
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The line current J contains a second component h which is 90° out of phase with respect 
to JR. Its magnitude is given by 
V JL =-
roL 
where ro is the angular frequency of the ac source. 
(3.1.2) 
The magnitude of the current that has to be provided by the utility line is the sum of 
the two currents above. Considering the 90° phase-shift, this sum is described by 
(3.1.3) 
This relation is illustrated in the phasor diagram belonging to this circuit shown in Fig. 
3.1 b. The distortion factor DF of such a circuit is unity since this linear circuit does not 
generate any harmonics of the current drawn from the source. Thus, according to 
(2.6.6) the power factor coincides with the displacement factor cos(q», which is given 
by 
(3.1.4) 
Obviously, I ~ I R with equality only if h = 0, or equivalently cos( q> ) = 1. Therefore, 
the power companies are interested in a unity power factor because this minimizes the 
line current they need to provide for a given power delivered to the load. As the power 
factor decreases, the magnitude of the line current I and its rms-value increases (Fig. 
3 .1 b). This causes extra loss in the power generation and transmission system. 
Moreover, all components such as generators, transformers and transmission lines must 
be able to handle the increased current, and consequently, must be rated for higher 
power (higher VA rating). In a given design the maximum current is limited due to the 
saturation of the magnetic components, to name one reason. A reduced power factor, 
therefore, reduces the maximum power processing capability of this system. 
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These, efficiency, size and economical considerations are reasons why the power 
companies are interested in systems with a high power factor. In the case of a simple 
phase-shift, unity power factor can be achieved by connecting a capacitor in parallel with 
the load. This method is often used if the power is reasonably low. For high power 
levels other methods are available. However, this is not subject of this thesis. 
3.1.2 Harmonic Distortion 
In modem days the power factor problem has developed a new dimension which is 
discussed in this section. In the previous case an entirely linear network was considered. 
In recent years a growing number of non-linear loads have been connected to the utility 
line. A major source of the harmonic distortion is due to the use of simple ac-to-dc 
rectification circuits, such as diode bridges, which form a non-linear load. Such circuits 
constitute the interface between the ac power line and dc loads like computers, home 
electronics and motor drives to name a few. A similar problem exists in ac-to-ac 
cycloconverters, which are also in motor drives and similar applications. 
A typical realization of an ac-to-dc converter is shown in Fig. 3.2. It consists of a dc-
to-dc converter preceded by a full wave rectifier bridge and an energy storage capacitor 
C. This circuit acts as a peak detector. C is charged to the peak line voltage each half of 
the line cycle. This causes a high and relatively narrow peak in the line current 1. The 
exact shape depends on the line impedance ZL and on the size of the capacitor C. During 
r-------------, 
1 
1 
1 
: ZL 
1 ~~~--~ 
1 
1 
1 
1 
1 
1 
1 
1 
1 
: Utility Line 1 l ______________ 1 
c 
+ 
Vin 
+ 
Vout DC Load 
Figure 3.2: Conventional ac-to-dc rectifier circuit with "peak detector" input stage. 
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most of the line cycle the current I is zero and the dc-to-dc converter is fed with the 
energy stored in the capacitor C which is slowly discharging. 
The resulting current shape is shown in Fig. 3.3a. This is a measurement on a real 
circuit. The consequence of such a current shape is a distorted line voltage waveform 
since the line impedance ZL is not zero. The voltage waveform is also shown in Fig. 
3.3a. The third trace in this figure is the ac-component of the capacitor voltage V;n . 
The phase-shift between the voltage and the current is in this case not severe. 
However, the THD was measured to be 106% and the power factor was 67%. Equation 
(2.6.9) is valid if the voltage is an ideal sine wave. Given the shape in Fig. 3.3a, it can 
still be applied to obtain reasonably accurate results. Thus, the displacement cos(<p) can 
be determined using (2.6.9), which leads to 
cos(<p)= PF · ~qeaO + 1 (3 .1.5) 
For the current waveform shown in Fig. 3.3, the displacement factor is found to be 
97.6%. 
Similarly, as with a phase displacement, in the case of a distorted line current, the 
rms-value of the line current I is also increased for a given active power delivered to the 
load. This leads again to increased losses. Magnetic components can saturate at a lower 
power level. It is easy to conclude that both the phase displacement and current 
distortion reduce the efficiency and the maximum power capability of power systems. 
Moreover, the distorted line voltage can cause other equipment connected to the line to 
malfunction. 
Therefore, international standards have been set forth which limit the maXImum 
allowed distortion in load currents. This topic is treated in greater detail Section 3.3. 
One way to alleviate the problem is to connect a low pass filter between the utility line 
and the ac-to-dc converter. However, for this to be effective, the bandwidth of that filter 
must be very low, well below 60Hz. An extensive discussion of this topic is presented in 
[1]. These types of filters tend to be the bulkiest and by far the heaviest part of the 
whole converter since they are designed for the 60Hz operation. In addition, they may 
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(a) 
(b) 
THD= 106% 
PF = 670/0 
Figure 3.3: Harmonic distortion of a "peak detector" input stage. (a) Current and 
voltage waveforms and (b) frequency spectrum of the current. (Scales: 
200Hz/Div and lOdB/DIV.) 
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solve the distortion problem, but not necessarily the displacement problem, particularly if 
the converter operates over a wide power range. In many cases different solutions are 
preferred. Two of the basic alternative concepts are briefly introduced in the next 
section. They can not only handle both the distortion problem and the displacement 
problem, but they can achieve that with a much smaller size and weight. Oddly enough 
the solution is found in the use of switching converters as power factor corrector (PFC) 
circuits, which can even achieve unity power factor in some cases. 
3.1.3 Controlled Power Factor Correctors 
In the last decade a great deal of research in the power electronics discipline has been 
devoted to finding more sophisticated ways of improving the input current waveform 
while simultaneously avoiding phase displacement. The designation power factor 
corrector is widely accepted to describe converters suitable for this purpose. These 
topologies are also called current shapers, because in many cases it is primarily the 
harmonic distortion present in the current waveform that has to be reduced. 
One can distinguish between the two different types of power factor correction 
configurations, the controlled power factor correctors and the automatic power factor 
correctors. Into the first category belong the converters working in continuous 
conduction mode (CCM). In these topologies the input current is measured and shaped 
using a high bandwidth control loop. A very popular example is the boost converter 
shown in Fig. 3.4. The inner loop with fast controller C} controls the rectified input 
current such that it is proportional to the rectified input voltage. The purpose of the 
input filter is to remove the switching ripple. In these circuits, the switching frequency is 
typically more than three orders of magnitude higher than the line frequency. Thus, the 
bandwidth of the filter is very high and it can be realized with small components. Due to 
this high bandwidth, the filter does not affect the current and voltage waveforms at the 
line frequency. Therefore, this control method forces the input current I to be 
proportional to the voltage V. The second loop with slow controller C2 has its 
I 
v 
F 
I 
L 
T 
E 
R 
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Vref 
Figure 3.4: A typical Boost converter configuration in power factor corrector 
applications using a two-loop control structure. 
bandwidth below twice the line frequency. It stabilizes the output voltage by providing 
the proper scale factor for the current reference in the inner loop. 
It should also be pointed out that this method of current shaping is not restricted to 
converters in CCM. The same idea can be applied to converters in discontinuous 
conduction mode (DCM). 
3.1.4 Automatic Power Factor Correctors 
Automatic power factor correctors do not possess a current control loop. In general, 
no current measurement is necessary. This is advantageous since measurement of the 
current as shown in Fig. 3.4 can be both lossy and expensive. All converters in this 
group operate in DCM. The simplest example is the Buck-Boost topology as shown in 
Fig. 3. Sa. It can be easily illustrated on this circuit how automatic current shapers 
operate. 
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The input filter is again designed with a high corner frequency, since its purpose is 
solely to remove the switching ripple. It does not affect the line frequency related 
variations of the waveforms. Thus, the switching frequency must be much higher than 
the line frequency . The output voltage feedback loop has to have a low bandwidth; 
consequently, over one line period the duty ratio is considered to be constant. If the 
active switch turns on, the current h in the inductor and II at the input start to increase. 
The initial value is zero due to the DeM. Since the line frequency is much smaller than 
the switching frequency, the line voltage is approximately constant during one switching 
cycle. With this, the current during the on time of S can be described by the following 
equation: 
. . v 
l]=lL=-t 
L 
(3 .1.6) 
Since the duty ratio is constant, the peak value at the end of the on time of the switch S 
is given by 
i] =:!..-DT 
P L S (3 .1.7) 
where D is the duty ratio and Ts is the switching period. The input filter averages the 
triangles out such that a continuous current is observed at the input of the filter. Using 
simple geometry on the triangles leads to a formula for the averaged current. 
(3 .1.8) 
Since all quantities except v are constant in (3 .1.8), it can be concluded that the average 
current I] is proportional to the instantaneous value of the input voltage. Therefore, 
unity power factor is achieved without any extra effort, that is automatically, hence the 
name automatic current shaper. 
All the automatic power factor correctors work in a similar manner. Some do not 
provide unity power factor but instead a significantly improved current waveform as 
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Figure 3.5: (aj Automatic current shaper using a Buck-Boost converter operating in 
DCM Only a single low bandwidth control loop is present. (bj Salient 
current waveforms. 
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compared to the one in Fig. 3.3 . This is the case, for example, for the Boost converter in 
DCM, operated with constant duty ratio over one line cycle. 
The question might arise, why search for different topologies if a simple Buck-Boost 
converter solves the problem? A few reasons are discussed in the next section. 
3.1.5 Motivation for the Search for New Topologies Suitable as Power Factor 
Correctors 
The problem with the Buck-Boost topology is that its efficiency is lower than in many 
other circuits. For this reason it is limited to application in the low power range (about 
300W and lower). The main reason for that is that all the processed energy is 
temporarily stored in the inductor L. The inductive energy storage is far less efficient 
than the capacitive energy storage. 
Furthermore, the input power is pulsating with twice the line frequency and the 
output power is constant. That requires at least one energy storage element in the circuit 
to provide the required energy while the power delivered to the input of the converter is 
smaller than the output power. The only reasonable way to store energy on a line 
frequency scale is a capacitor. The energy density of a capacitor is much higher than the 
one for an inductor. The energy storage function produces a ripple voltage across the 
capacitor at twice the line frequency. This topic has been explored in Chapter 4 of [1]. 
The capacitor in the Buck-Boost topology is at the output of the converter. Therefore, 
this ripple is directly visible at the output. In many cases this can not be tolerated. 
The feedback loop is required to have a low bandwidth in order to achieve a good 
power factor. On the other hand this limits the dynamic response of the converter. A 
fast load step response is not possible with this type of converter. This, and the presence 
of the output ripple, require the addition of a post regulator in most cases. Thus, the ac-
to-de conversion is in many cases realized as a two-stage solution. 
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In order to reduce cost, size and complexity, single stage ac-to-dc converters are 
preferred. Such a switching converter, which provides a very good power factor and 
allows a fast output regulation, is proposed and investigated in Chapter 6. 
3.2 Three-Phase Systems 
3.2.1 Field of Application 
At higher power levels it is very often beneficial to use three-phase powered systems. 
Some properties of three-phase systems, which will be used in this thesis, are derived in 
Appendix A. One advantage of these systems is that the instantaneous power is constant 
if the voltage and current have no harmonic distortion. For the case of unity power 
factor this result is derived in Appendix A.l . This property makes three-phase sources 
well suited for ac-to-dc applications since an energy storage capacitor is not required, 
while, as pointed out earlier, capacitive storage is essential in single-phase systems due to 
the pulsation nature of the instantaneous power. 
Three-phase sources are not commonly used in low power applications. The range of 
application is limited to power levels of 2kW and higher. The extra effort to bring the 
three-phase line to smaller loads is not usually justified. When discussing three-phase 
systems it should be kept in mind that higher power applications are assumed. 
3.2.2 Three-Phase-to-DC Rectification 
Some aspects in a Three-phase system are different than in the single-phase case. For 
now it is sufficient to consider the voltage sources v}, V2 and V3 in Fig. 3.6a as three 
separate sources. They are equal in magnitude and have 1200 mutual phase 
displacement. This can be written as 
Vj(S) = Vp sin(S) 
Vis) = Vp sin( S - 231t ) 
(3 .2.1) 
(3.2.2) 
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(3.2.3) 
where Vp is the peak value of these voltages. The resulting instantaneous voltage 
diagram over one line cycle is shown in Fig. 3.6b. 
The input voltage Vin of the dc-to-dc converter is always the difference between the 
input voltage source with the highest and lowest instantaneous value. 
(3 .2.4) 
This is indicated in Fig. 3.6b. Unlike in the single-phase case, this voltage never goes to 
zero or even to low values. It can easily be verified the Vm satisfies 
(3.2.5) 
Therefore, an energy storage capacitor is not necessarily required as in the single-phase 
case. In fact, in most cases such a capacitor increases the harmonic distortion of the 
input current significantly since the input acts again as a "peak detector." 
Since the output is dc, it can be assumed that the converter processes a constant 
power P for which the current i'n is given by 
(3 .2.6) 
The input current belonging to the voltage source with the highest instantaneous voltage 
value is carrying i'n . The voltage source with the lowest value delivers minus iin. The 
voltage source with the intermediate value is disconnected from the dc-to-de converter. 
The resulting Vin and iJ are shown in Fig. 3.6c. Using the definitions of Chapter 2.4 the 
THD of this current waveform can be found to be 
qea=~O: -1 =0.32 (3 .2.7) 
This current combined with the voltage VJ results in the following power factor : 
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Figure 3.6: Constant power load connected to three-phase utility line. (a) Typical 
circuit, (b) ideal voltage waveforms in a three-phase system and (c) input 
current of phase one and rectified input voltage of the converter. 
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mc=~O~ =0.952 (3.2.8) 
It is evident that the power factor in the three-phase ac-to-dc converter is relatively high 
( > 95%) even if the system has no power factor correction. This is due to the fact that 
this circuit does not cause a phase displacement between the voltage and the current. 
Thus, there may not be a need for the extra effort to improve the power factor, which is 
already very good. However, the harmonic distortion is still quite large (i.e., 32%). This 
is the more severe problem in this case and it must be corrected since the international 
standards limit the allowable distribution of the harmonics over the frequency spectrum. 
Although they do not necessarily require a minimum THD, they do impose a severe 
restriction on the magnitudes of the lowest order harmonics. (The allowed limits 
decrease as the frequency increases, but at a slower rate as the values of the harmonics 
of waveforms encountered in many practical circuits.) 
According to (2.6.6) the power factor is determined by two components, namely the 
displacement factor and the distortion factor. It should be pointed out that the second 
one is more severe in its consequences. The displacement merely introduces circulating 
currents at the same frequency as the voltage into the system. It requires an extra effort 
to handle these currents. However, they do not have a negative impact on other 
equipment connected to the utility line. In contrast, a harmonic distortion of the line 
current causes a distortion of the voltage. This can affect the operation of sensitive 
equipment, which share the same utility line. It is therefore important to limit the 
harmonic distortion even if the power factor is relatively high, as in the three-phase 
example treated in this section. 
The terms power factor correction and current shaping are used interchangeably in 
the power electronics community. Nevertheless, the first one is used more often, 
whereas the main objective is more often than not, especially in three-phase systems, the 
reduction of the current distortion. 
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3.3 International Limits 
The most relevant international limit concerning the current distortion is lEC 1000-3-
2 [27]. This standard is predominantly enforced in Europe. It applies to equipment with 
input currents smaller of equal to 16A. A good overview of the relevant aspects for this 
standard is provided in [28]. 
One distinguishes between four different classes of equipment. The limits for the 
majority of loads fall into class A. A balanced three-phase equipment is similarly defined 
as the symmetrical three-phase system in Appendix A. However, certain tolerance is 
Harmonic order Class A: Class B: Class C: Class D: 
Balanced three- Portable tools Lighting Special wave 
phase equipment shape and 
and equipment m~SMMt 
not covered in 
class B, C or D [%] of 
n fAmpsl fAmpsl fundamental fmA/Wl 
Odd harmonics 
3 2.30 3.45 30PF 3.4 
5 1.14 1.71 10 1.9 
7 0.77 1.16 7 1.0 
9 0.40 0.60 5 0.5 
11 0.33 0.50 3 0.35 
13 0.21 0.32 3 0.30 
1R~n~P9 2.25/n 3.38/n 3 3.85/n 
Even harmonics 
2 1.08 1.62 2 -
4 0.43 0.65 - -
6 0.30 0.45 - -
U~n~4M 1.84/n 2.76/n - -
Table 3.1: Limitsfor current harmonics according to lEe 1000-3-2. 
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allowed between the voltages. In the terminology of IEC 1000-3-2, the special wave 
shape refers to current waveforms similar to the one shown in Fig 3.3a. It should not be 
confused with the symmetrical waveform defined in this thesis. 
The limits of the harmonics in classes A and B are specified with absolute values, 
whereas in classes C and D, relative limits are used. No limits have been determined for 
most of the even harmonics in classes C and D. The Equipment in these two classes has 
naturally low even harmonics. Thus, there was no need for specifications. 
Figure 3.7 shows the limits of class A in a logarithmic plot. In many cases, the 
magnitudes of the harmonics decay faster than the limits as the frequency increases. In 
particular, this holds for the circuits discussed in this thesis. In single-phase cases, the 
third harmonic is the most difficult to meet. In three-phase cases with no neutral, it is the 
fifth harmonic as in this case no third harmonic is present (Appendix A). 
The theoretically highest allowed THD in class A is 19%. This value is evaluated 
assuming the rms-value of the current is 16A and all harmonics are present with their 
magnitudes at the allowed limit. This appears to be a high level of distortion. However, 
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Figure 3. 7: Limitsfor the current harmonics according to lEe 1000-3.2, class A. 
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in realistic cases, the even harmonics are typically very small, as are harmonics of order 
3n in three-phase systems. If these harmonics are eliminated from the spectrum, the 
largest possible THD is reduced to 9.1%. Note that this value can not be reached in a 
practical case, as each individual harmonic must be below its specified limit. Thus, the 
realistically allowed maximum possible THD is significantly smaller than this value. 
Because the limits for class A equipment are absolute, any signal can be reduced in 
magnitude to satisfy the standards. The rms-value of the quasi-rectangular signal in Fig. 
3.6c must not exceed 2A. The 25th harmonic reaches its limit at 2.06A. This would be 
an extremely low value for a three-phase system. (These limits apply to equipment with 
input currents as large as 16A.) 
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Chapter 4 
A Single Active Switch Three-Phase 
Power Factor Corrector 
In this chapter a power factor correction circuit for the three-phase utility line is 
investigated. The current shaping occurs naturally in this circuit; therefore, no extra 
control circuit is necessary in order to achieve a good current wavefonn. Thus, it is an 
automatic power factor corrector according to Chapter 3. 1.4. This fact and the 
simplicity of the circuit make this a favorable topology for the lower power three-phase 
power range, i.e., approximately 2kW to 5kW. Because the circuit works in 
discontinuous inductor current mode (DICM), the topology might not be very well 
suited for applications in the high power range. 
With the converter discussed in this chapter, a unity power factor can not be 
achieved. There is always a limited amount of distortion remaining in the input currents. 
Several operation schemes are investigated which lead to different results concerning the 
hannonic distortion. It is the goal of this chapter to establish which of these operational 
schemes is the most favorable solution. 
4.1 The Topology 
The circuit investigated here is shown in Fig. 4.1. It is a boost-derived topology 
suitable for connection to a three-phase source, e.g., the utility line. All three input 
inductors operate in DICM. This must be accomplished by proper design of the circuit. 
The analysis of the converter is based on the following assumptions. 
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1) The three line voltage source v}, V2 and V3 are ideal sine waves, equal in magnitude 
and with 120° mutual phase. Thus, the converter is connected to an ideal three-
phase source as defined in Appendix A.l. 
2) The capacitance Co is sufficiently large to allow the six times the line frequency ripple 
of Vo to be neglected. 
3) The inductance values ofthe three inductors L}, L2 and L3 are equal. 
4) The three inductors L}, L2 and L3 operate in DIeM. 
5) For the waveform analysis during one switching cycle, the input voltages are 
considered to be constant, i.e., the line frequency is assumed to be much lower than 
the switching frequency. 
6) The input filter eliminates the switching ripple of the input current, but it does not 
affect line frequency related variations. 
7) The converter is loss-less. 
In accordance with the above assumptions, the following definitions are made: 
id 
VI Ll Dl D2 D3 Do il 
F 
V2 I L 
i2 L i2 L2 + 0 sJ Co Vo T A 
V3 
i3 E 
R 
L3 D 
D4 D5 D6 
Figure 4.1: The boost derived single active switch three-phase power factor corrector 
connected to a three-phase source. 
and 
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vAs) = vL..fi sin( S - 237t ) 
R =2L 
e T 
s 
(4.1.1) 
(4.1.2) 
(4.1.3) 
(4.1.4) 
(4.1.5) 
where VL is the rms-value of the line to neutral voltage. It should be pointed out that the 
conversion ratio M is defined by the ratio of the output voltage to the peak line to line 
voltage. 
Firstly, the line voltage dependence of relevant currents will be found, namely the 
three input currents ii, i2 and i3 and the current id in the output diode Do. The three input 
voltage sources satisfy the symmetrical waveform condition as defined in Appendix A2 
and they also satisfy (A3.1). Moreover, due to the symmetry of the circuit the input of 
the converter appears identical at each phase. Therefore, the three currents 11, 12 and 13 
must satisfy the condition (A3.2). It turns out that in addition the current waveform 
satisfies the special waveform condition according to Appendix A 4. Thus, only the first 
30° of one line period must be analyzed and the rest of the current waveform can be 
derived using these symmetry properties. The fact that the special waveform condition is 
fulfilled will be apparent after the results for the first 30° are obtained. Therefore, in the 
following analysis it is assumed that the phase angle S is somewhere between 0 and 30°. 
Concerning the phase voltages this means 
(4.1.6) 
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Each switching cycle can be divided into four subintervals. The four equivalent circuits 
for each subinterval are shown in Fig. 4 .2. Since the output voltage is considered to be 
constant, the load together with Co is replaced by a voltage source. The four equivalent 
circuits in Fig. 4.2 are valid for every 8 with the range from 0 to 30° because (4.1.6) 
holds for any possible 8 in this range. 
The first subinterval is defined by the ON-time TJ of the switch S. Due to the 
symmetry of the circuit, during this interval each inductor is exposed to the 
corresponding phase voltage. The three input currents are given by 
· () V1 1111/ =-1 
L 
(4.1.7) 
· () V2 121 1 =-1 
L 
(4.1.8) 
· () V3 131 t =-1 
L 
(4.1.9) 
The diode Do is reversed biased during the first interval, thus 
(4.1.10) 
The second interval starts when the switch S turns off The two positive input currents 
(i.e., iJ and i3) start to flow through the diode Do to the output whereas phase 2 provides 
the return path. The initial values of the second subinterval are the same as the final 
values of the first subinterval. For simplicity it is assumed that the time variable is reset 
to zero at the beginning of each subinterval. Thus, the currents during the second 
subinterval are given by 
(4.1.11) 
(4.1.12) 
. () v3 3v3 - V 1 t =-T + 0 t 
32 L 1 3L (4.1.13) 
39 
- VI + L1 il 
- V2+ - Vo+ 
i2 Id 
- V3 + L3 i3 
(a) 
- VI + 
- V2+ - Vo+ 
Id 
- V3 + L3 i3 
(b) 
- VI + L1 il 
- V2+ - Vo + 
i2 Id 
- V3 + L3 i3 
(c) 
- VI + L1 il 
- V2+ - Vo+ 
i2 Id 
- V3 + L3 i3 
(d) 
Figure 4.2: The four equivalent circuits during one switching cycle. 
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(4.1.14) 
The output voltage must be sufficient to decrease the magnitude of all currents. Since VI 
has the smallest absolute value of all three-phase voltages, il(t) becomes zero first . This 
instant concludes the second interval. To find the length T2 of this subinterval, the 
following equation must be solved: 
(4.1.15) 
This yields 
(4.1.16) 
During the third subinterval i J stays zero because the diode D 1 prevents it from becoming 
negative. According to Fig. 4.2c the currents can be found to be 
(4.1.17) 
(4.1.18) 
(4. l.19) 
(4. l.20) 
The end of this subinterval is reached when the remaining currents become zero. Thus, 
the length T3 of this interval can be found by solving 
(4. l.21) 
This leads to 
(4.l.22) 
Through the remainder of the switching cycle, all currents stay at zero. Therefore, 
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(4.1.23) 
The length of the fourth subinterval T4 is given by 
(4.1.24) 
This can be simplified using (4.1.16) and (4.1.22) 
(4.1.25) 
Typical waveforms of the currents i}, i2 and i3 are shown in Fig. 4.3 . It is again assumed 
that the line voltage phase angle is somewhere between zero and 30°. 
Both T2 and T3 must be positive. Using (4.1.6), (4.1.16) and (4.1.22), it can be 
concluded that 
(4.1.26) 
(4.1.27) 
This provides a lower limit for Vo for a given set of phase voltages. It turns out that if 
(4.1.27) is satisfied, (4.1.26) is also satisfied for any e in the 0 to 30°. The worst case 
occurs at e = 0 which leads to 
(4.1.28) 
or equivalently using (4.1 .4) 
M>l (4.1.29) 
In addition, the fourth subinterval must be equal to or greater than zero, i.e., T4 ;;:: o. 
This provides an upper limit to the length of the first interval T} and thus, to the 
maximum possible duty ratio. Using (4.1.25) the following restriction on T} can be 
found: 
(4.1.30) 
The duty ratio has to satisfy 
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(4.1.31) 
This equation must be satisfied for every possible e. The worst case appears again at 
e = 00. Under the assumption that the duty ratio is constant, i.e., DJ is not a function of 
e, the equation (4.1.3 1) reduces to 
or equivalently 
1 M?--
I-D1 
(4.1.32) 
(4.1.33) 
This equation requires again that M is greater than unity because D J is a positive number. 
Moreover, M can not be close to 1 because this would require a duty ratio of 
approximately zero. 
i 
t 
Figure 4.3: Typical current waveforms under the assumption that the input voltage 
phase angle is between 0 and 30 ~ 
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In order to reduce the voltage stress on the switches a small conversion ratio M is 
preferred. On the other hand, a large duty ratio is preferred because this reduces the 
current stress in most components of the converter. Equation (4.l. 3 3) shows that there 
is a trade off between a low conversion ratio and a large duty ratio. 
The next step is to find the currents averaged over one switching cycle. These 
quantities will still be a function of the phase angle 8; with the switching ripple removed. 
In the real circuit the input filter accomplishes this effect. The three inductor currents 
are given by 
(4. l.34) 
(4.l.35) 
- --i3 =-i1 -i2 (4. l.36) 
The diode current id averaged over one switching cycle can be written as 
(4.l.37) 
Substitution of the previously derived expressions and simplifications using (Al.5) and 
(A 1.6) lead to 
(4.l.38) 
(4. l.39) 
(4.l.40) 
(4.l.41) 
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The phase angle dependence of these equations is directly related to the three input 
voltages Vi, V2 and V3. No other phase angle dependent quantities and no derivatives are 
involved. It can therefore be concluded that the current I} at 1800 -0 is the same as at 0 
since a look at the voltage diagram in Fig. A.2 confirms that the input voltages are the 
same at both instants except that the positions of V2 and V3 are interchanged. This does 
not affect the current I} due to the symmetry of the input of the circuit. The same can be 
said for any other interval between 0 and 1800 . 
By a similar reasoning, the negative half wave must be equivalent to the positive one 
except for the inverted sign since all the voltages are inverted. This establishes the fact 
that the current exhibits the symmetrical waveform as defined in Appendix A.2. 
Equations (4.1.38) through (4.1.41) can be further simplified using the definitions 
(4.1.1) through (4.1.5). 
where 
Ul(O)= Msin(O) 
M - J3 sin (e) 
M2 sin( e - 231t ) +M sin (2e) 
u2 (0) = --:--_-lKKKK-~-<-----~ - J3 sin (0)) (M - cos(O)) 
(4.1.42) 
(4.1.43) 
(4.1.44) 
(4.1.45) 
(4.1.46) 
(4.1.47) 
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M2 sin( a - ~1tF -~M sin (2a) 
a3 (a) = --;--~--T------­(M -J3 sin(a)) (M -cos(a)) 
J3 M + sin(2a )sin( a - 231t ) 
ad (a) = -. --,-----.,--.:....---"--
2 (M - J3 sin (a )) (M - cos(a)) 
(4.1.48) 
(4.1.49) 
This set of equations (i.e., (4.1.42) through (4.1.49» describes the current waveforms as 
a function of the phase angle a for a given input voltage VL and a conversion ratio M. 
Even though the expressions are valid only for the range 0 ~ e ~ 30°, the remainder can 
be found according to the discussion in Appendix A.4 since the necessary conditions 
have been established. It is important to note that the duty ratio D 1 can be a function of 
a, thus, the above expressions are not restricted to the case of a constant D j . The 
current 11 over one quarter line cycle is, therefore, given by 
11 (a) 1t for 0 ~ a ~-
6 
1191J' (a) = 13(; -a) 1t 1t (4.1.50) for -~a~-6 3 
-12(a- ;) 1t 1t for -~a~-3 2 
Over one full line period the input current of phase 1 becomes 
119(J> (a) 
1t for o~a~-
2 
119(J> (1t - a) 
1t for - ~ a ~ 1t 
1136(J> (e) = 2 (4.l.51) 31t 
- 119(J> (e -1t) for 1t ~ e ~-2 
- 119(J> (21t - e) 31t for - ~ e ~ 21t 2 
As shown in Appendix A. 5 the output power of this converter contains only harmonics 
of order six and multiples thereof (besides a constant part). Since the output voltage is 
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assumed to be constant, the same must apply to the diode current Id . Consequently, the 
ripple frequency of the diode current is equal to six times the line frequency, or 
equivalently, the period length of that ripple is 60° of one line period. Therefore, one full 
period of Id is given by 
(4.l.52) 
In this converter the only energy storage element on the line frequency scale is the output 
capacitor. Since the inductors operate in DICM, they can not contribute to any energy 
storage lasting longer than one switching cycle. This means that the instantaneous 
power (or more precisely the power averaged over one switching cycle) at the input Pi 
must be the same as Po (the power provided to the output capacitor and load). The 
input power is given by the sum of the voltage and current products at each individual 
phase, whereas the output power is the product of the diode current and the output 
voltage. They are given by 
- - -Pi = ijvj +i2v2 +i2v2 (4.1.53) 
(4.l.54) 
Using (4.1.1) through (4.1.4) and (4.1.42) through (4.1.45), the above two equations 
can be written as 
(4.1.56) 
Equating these two expressions leads to 
47 
This equality is used to simplify some expressions in the following sections of this 
chapter. This result was derived using the power conservation theorem. Of course, the 
same conclusion can be obtained using trigonometric identities. 
In the case of a constant duty ratio, the currents satisfy the symmetrical waveform 
condition as defined in Appendix A.2 and exhibit three-phase symmetry as defined in 
Appendix A.3. These properties are preserved if the duty ratio is a function of e and 
satisfies the following conditions 
(4.1.58) 
(4.1.59) 
The duty ratio D J must be periodic with a frequency that is six times higher than the line 
frequency. Each period is symmetrical with respect to the vertical line at its center. 
Once DJ is known over the range from 0 to 30°, then it is determined for any e, whereas 
any arbitrary function in the interval from 0 to 30° can be expanded to satisfy the above 
conditions. Therefore, the simplified expressions due to the special waveform and 
symmetrical three-phase condition still apply even for an arbitrary D J • 
The formulas derived below will be useful in the following sections. The output 
power and thus, by assumption 7 in Section 4.1, the processed power P averaged over 
one line cycle can be found by averaging (4.1.56) over the first 30° of the line period. 
(4.1.60) 
The rms-value of the current can be found using (A.4.10) 
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(4. l.61) 
Using (4.1.42) through (4.1.49) this can be written as 
(4.l.62) 
where 
(4.l.63) 
Since the input currents exhibit the symmetrical waveform and are part of a symmetrical 
three-phase system according to Appendix A.4, the fundamental component of the input 
currents can be found using (A. 4.15). A much simpler way is to realize that only the 
fundamental component is contributing to the energy processing since the input voltages 
are ideal sine waves. According to (A.4.11) there are only sine terms, thus, the 
fundamental harmonic is in phase with the voltage. Therefore, the rms-value of the 
fundamental component 11 of any of the input currents can be found simply using 
(4.l.64) 
Using (A.4.14) each individual odd harmonic is given by 
(4.l.65) 
where 11kl is the rms value of the /ih harmonic. All even harmonics are zero. For the 
purpose of comparison, a more useful quantity is the value of each individual harmonic 
relative to the fundamental. Thus, 
(4.l.66) 
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Using the previously derived formulas in this chapter I k I can be written as 
re 
for k = 1,3,5, ... 
(4.l.67) 
o for k = 2,4,6, .. . 
where 13k is defined as 
By substituting (4.l. 46) through (4.1.48) into (4.l. 68), it can be shown that the 
harmonics of order 3 and its multiples are indeed zero as it was generally derived for 
symmetrical three-phase three-wire systems in Appendix A.3. The final result after this 
substitution has been performed is reported in Appendix B.2. 
It is important to understand the duty ratio variation for a particular control scheme. 
In this thesis the modulation depth WI is defined as the maximum value minus the 
minimum value of DI(e) , i.e., 
till =D -D 1 Imax Imin (4.l.69) 
Another quantity of interest is the ripple ofthe current ld(e) in the diode Do. This ripple 
is ideally zero in order to have a constant output voltage. In this thesis the relative ripple 
is defined by the absolute value of the peak to peak ripple divided by the average value. 
The average value of lAs) over one period is given by 
- p P 
Id = Vo = J6MV
L 
(4.l.70) 
Thus, the relative ripple current Ilid is given by 
(4.l.71) 
50 
This concludes the derivation of a basic set of equations that will be used for the analysis 
of the different cases in the following sections. 
4.2 Constant Duty Ratio Operation 
When this topology was first introduced it was assumed to work with a constant duty 
ratio in the steady state condition [3] (i.e., D/ does not depend on the phase angle 8). 
Several authors have extended the topology in order to introduce galvanic separation or 
soft- or resonant switching [4-7]. However, in all these cases, the constant duty ratio 
operation was kept in place. This case is reviewed here for two reasons. First it serves 
as a reference against which any improved scheme can be compared. Second, to the best 
of the author's knowledge, fonnulas this simple describing the current quality for this 
case have not been previously published. 
If the duty ratio is constant the processed power P averaged over one line cycle as 
given in (4.1.60) can be simplified to 
(4.2.1) 
This equation can be solved for the required duty ratio D / to process a certain power 
level 
(4.2.2) 
where the constant A / is defined as 
(4.2.3) 
Using (4.l.62) and (4.2.2) the nns-value of the currents can be written as 
(4.2.4) 
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where the constant A2 is defined by 
(4.2.5) 
Using (2.7.4), (2.7.5) and (4.1.64) the expected power factor and THD can be expressed 
as 
PF=2 Aj 
A2 
11la=~ A/ -1 
4A/ 
(4.2.6) 
(4.2.7) 
In the constant duty ratio case, the formulas for each individual harmonic relative to the 
fundamental given in (4.1. 67) becomes 
1 
1tA.j I -krel -
o 
for k = 1,3,5, ... 
(4.2.8) 
for k = 2,4,6, ... 
where Pk is defined in (4.1.68). At k = 1 Pk reduces to the left-hand side of (4.1.57) and 
by comparing the right-hand side of the same equation with the definition of Al in 
(4.2.3), it can be concluded that the integral in (4.2.8) equals to A{7t and thus llrel is 
unity. This can be used to support the reasoning preceding (4.1.64). 
The modulation depth is of course zero in constant duty ratio case. Thus, 
(4.2.9) 
If D I is constant it can be shown that the maximum value of td appears at 9 = 0 and the 
minimum value appears at 9=30°. Therefore, using (4.1.71) the relative ripple is given 
by 
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(4.2.10) 
After substitutions and simplifications this can be written as 
(4.2.11) 
All the quantities derived above were evaluated using Mathematica®. Fig. 4.4 shows the 
expected input current shape and the expected ripple in the diode current Id for different 
conversion ratios, including plots of the magnitude of each harmonic component of the 
input currents. As predicted in Appendix A.3 there are no harmonics of order 3n, and of 
course, there are no even harmonics. 
The above-mentioned ripple in the diode current is undesirable because it causes a 
ripple in the output voltage ruling out this topology as a single-stage converter. A large 
capacitor Co is necessary to alleviate this problem. By comparing Fig. 4.4a through 4.4c 
it becomes obvious that increasing the conversion ratio simultaneously reduces the 
distortion of the input current and the ripple at the output of the converter. Since in 
most applications the input voltage is given (e.g., the utility line), a higher conversion 
ratio means a higher output voltage. On the other hand, this also increases the voltage 
stress in the switches and in the output capacitor. This is not desirable since this 
topology operates with high voltages even with M close to unity. (As previously stated, 
the circuit requires a conversion ratio greater than unity.) 
Figure 4.5a shows how the expected THD is related to the conversion ratio, whereas 
Fig. 4.5b shows the dependence of the lowest order non-zero harmonics on the 
conversion ratio. The 5th harmonic is clearly the worst for any value of M. Figure 4.5c 
shows the diode current ripple normalized with respect to its average value as a function 
of the conversion ratio. This ripple is evaluated from peak to peak, and therefore, it can 
be greater than 100%. 
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Figure 4.4: Constant duty ratio with different conversion ratios: (a) , (b) and (c) 
Calculated input current waveform and output voltage ripple. (d) , (e) and 
(j) Harmonic content of the input current in dB normalized with respect to 
the fundamental component. 
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Figure 4.5: Constant duty ratio: (a) The calculated THD versus the conversion ratio. 
(b) The magnitudes of the lower order harmonics versus the conversion 
ratio. (c) Six times the line frequency ripple 0/ the diode current id as a 
junction of the conversion ratio normalized with respect to the average 
value o/id. (d) The calculated conduction angle of the inductors L J• L2• or 
L3 and the necessary duty ratio to achieve a maximal conduction angle oj 
0.9 for three conversion ratios. (One of the 3 inductors becomes 
discontinuous first. This shorter conduction angle is not shown here.) 
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Finally, Fig. 4.5d shows the conduction angle of the inductors L}, L2, or L3 for 3 
different conversion ratios. The conduction angle is defined as the fraction of the duty 
cycle while the inductor current is non-zero. Thus, referring to Fig. 4.3 the conduction 
angle is given by 
(4.2.12) 
One out of the three inductor currents becomes discontinuous before the other two. 
Because this shorter conduction angle is not important for design purposes, it is not 
shown in the graph. The necessary duty ratio to achieve a maximum conduction angle of 
0.9 again for three different values for M is also shown. 
As mentioned above, it is very undesirable to increase the conversion ratio in order to 
improve the performance of this topology. This gave rise to the question whether it is 
possible to improve the current shape and possibly reduce the output voltage ripple 
without increasing the conversion ratio. Probably the most promising idea is to give up 
the constant duty ratio operation and find schemes to modulate the duty ratio such that 
the overall behavior of the converter is improved. Several of such schemes are discussed 
in the subsequent sections. 
4.3 Optimal Duty Ratio 
In the previous section it was assumed that the duty ratio D J is constant. The 
question arises, can the input current shape be improved by modulating the D J In a 
certain manner? It should be pointed out that there are three input currents but only two 
of them are independent. The third is always the negative sum of the other two. On the 
other hand, there is only one active switch whose duty ratio can be varied. Every duty 
ratio change affects both independent currents, and thus, all three input currents. 
Therefore, there are not enough degrees of freedom to shape the currents into any 
desired form. In the ideal case, all three input currents are pure sine waves in phase with 
the corresponding voltages. This converter operating under the conditions stated in 
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Section 4.1 possesses no duty ratio modulation scheme that provides these ideal input 
currents. Moreover, in this section a duty ratio modulation scheme is found which 
optimizes all three current waveforms simultaneously. A similar approach as introduced 
here has been published recently [8] without stating analytical results. 
In order to find the optimal duty ratio, the following ideal reference currents are 
defined: 
(4.3.1) 
(4.3.2) 
(4.3 .3) 
where the value of IR remains to be determined. 
Next, the quantity .1. is defined as the square of the sum of the differences between the 
actual currents and the ideal reference currents as indicated in Fig. 4.6. 
Actual current i l 
Ideal current i R 1 
o 1t 21t 
Phase Angle, 8 
Figure 4.6: Definition of L1 which is minimized with respect to the duty ratio to 
optimize the input current shape. 
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(4.3.4) 
Now, the goal is to find Dj(S) which minimizes ~ for every phase angle S. This D j 
optimizes the input current shape in the time domain in the least square sense. The 
derivative of ~ with respect to D j must be found in order to solve the following equation 
for D j • 
(4.3.5) 
The result is found to be 
Using (4.l.57) and (4.l.63) this can be simplified to 
(4.3.7) 
This optimal duty ratio can be substituted into the expression for the averaged processed 
power given in (4.l.60). After some substitutions and simplifications this can be written 
as 
(4.3.8) 
where A3 is defined as 
(4.3.9) 
Equation (4.3.8) can be solved for the unknown coefficient IR for a given power level 
(4.3.10) 
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With this the optimal duty ratio in (4.3.7) can be expressed as 
(4.3.11) 
Assuming the converter is operated with this optimal duty ratio the rms value of the 
resulting input current can be found using (4.1.62) which can now be simplified to 
P 1 I =_.-
rms 6VL A3 
(4.3.12) 
The power factor and the THD can be found using (2.7.4) and (2.7.5) respectively where 
II is given in (4.1.64) 
11!a=~ 1 -1 
4A/ 
(4.3 .13) 
(4.3 .14) 
The general formula for each individual harmonic is given in (4.1. 67). Using the optimal 
duty ratio as given in (4.3 .11) the coefficients of each harmonic relative to the 
fundamental can be expressed as 
gP~ 1ty ad (e) 13k (e) aB for k = 1,3,5, .. . 
I - 7tA3 0 as (e) (4.3.15) k rel -
0 for k = 2,4,6, .. . 
where 13k is defined in (4.1.68). It is again easy to show that Ilrei is unity. 
It can be shown that the maximum value of the duty ratio appears at e = 30° whereas 
the minimum value appears at e = 0° . Therefore, the modulation depth WI can be 
expressed as 
(4.3.16) 
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Using (4.3.11) and (4.1.46) through (4.1.49) and some algebra WI leads to 
(4.3.17) 
Finally, the relative ripple of the output diode current td remains to be evaluated. 
Substituting e = 0° and e = 30° into the equation for td , i.e., (4.1.45), shows that the 
values of td are identical in both cases. It can be shown that these are the maximum 
values. The minimum occurs somewhere within the 30° interval. There is no closed 
form expression for the phase angle at the minimum value of td . 
It can be shown that the phase angle 8 that satisfies 
(4.3 .18) 
is the phase angle at the minimum value of td' This equation can be solved numerically 
for an arbitrary M. Assuming 80 is the solution of (4.3.18), then the relative ripple of td 
can be found using (4.1. 71) 
(4.3.19) 
By substituting the corresponding expressions into (4.3.19), the following form can be 
found: 
(4.3.20) 
All the quantities derived above have been evaluated and the results are presented in 
Figs. 4.7 through 4.9. The current waveform has improved primarily due to a reduction 
of the 5th harmonic. This improvement is most visible in Fig. 4.8b when compared with 
Fig.4.5b. Moreover, at low conversion ratios the reduction of the THD is more relevant 
than for higher values of M. 
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Furthermore, the ripple in the diode current has almost disappeared as it can be seen 
in Figs. 4.7a through 4.7c. This current ripple versus the conversion ratio is plotted in 
Fig. 4. 8c. The value is roughly 15 times lower than in the constant duty ratio case, 
which is shown in Fig. 4.5c. This greatly enhances the usefulness of this control scheme. 
Unlike the single-phase case, this topology does not require a large energy storage / 
output capacitor for the ac-to-dc conversion and power factor correction function. 
Figure 4.9a shows the duty ratio modulation at a frequency that is six times higher 
than the line frequency. In addition, the conduction angle of inductors L], L2 and L3 is 
less varying as a function of the phase angle (i.e., as a function of the time). This means 
the intervals with zero inductor current are shorter. Thus, the rms-values of the currents 
are lower for the same processed power and it allows a better utilization of the magnetic 
components. 
The required modulation depth IDl versus the conversion ratio is shown in Fig. 4.9b. 
It is evident that only a very weak modulation is necessary to obtain the optimal duty 
ratio. 
The major problem with this control scheme is its difficult implementation. The duty 
ratio function as stated in (4.3.11) is rather complicated and, thus, not very practical to 
accomplish. This control method requires constant monitoring of the output voltage as 
well as the instantaneous values of at least two of the input voltages. These quantities 
are necessary to evaluate (4.1.49) and (4.1. 63), which are needed to calculate the 
optimal duty ratio given in (4.3 .11). This is a complex algorithm involving a lot of 
computation and is therefore difficult to implement. 
However, the fact that in the optimal duty ratio case the diode current id is 
almost ripple free provides an interesting simple means to approximate the optimal 
duty ratio. All that is required is a fast feedback loop that keeps the diode current 
completely constant. This much simpler control method is investigated in the next 
section. 
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4.4 Controlled Diode Current Operation 
Figure 4.4a through 4.4c shows the diode current waveform for the constant duty 
ratio case whereas the same information for the optimal duty ratio is shown in Figs. 4.7a 
through 4.7c. The percentage of the peak to peak current ripple compared with the 
average value of ld is shown in Fig. 4.8c for the optimal duty ratio case and in Fig. 4.Sc 
for the constant duty ratio case. It is of note that the six times the line frequency ripple, 
observed with constant D], almost disappears if the optimal duty ratio is applied. (The 
ripple is reduced by a factor of approximately 15). Therefore, there is no need to 
artificially generate the optimal duty ratio . Closer scrutiny of (4.3. 11) reveals that this is 
not a simple task, in any event, since aAe) and aAe) are complicated phase angle 
dependent functions. 
An alternative and simpler approach is to control the diode current td such that 
it remains entirely constant. By doing so, it can be expected that the input current 
is only slightly different from the optimal case. In this scenario there is exactly one 
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current to control and there is exactly one duty ratio available to exercise proper 
control. This problem is well defined and much simpler to solve. 
Furthennore, if the control loop is ideal, the output voltage will not have a line 
frequency related ripple. Realistically and desirably, the ripple is at least drastically 
reduced. The necessary feedback loop must have a bandwidth well above six times the 
line frequency. For further considerations an entirely constant diode current td is 
assumed. 
Since in this case both Vo and id are constant the instantaneous power Po and the 
averaged processed power P are the same. Thus, (4.1.56) can be written as 
(4.4.1) 
This can be solved for the necessary duty ratio to achieve a constant id . 
(4.4.2) 
To find the nns-value ofthe resulting input current DJ can be substituted into (4.1.62). 
where the constant A4 is defined by 
1[16 (,) 
A = _3_ f as\S d8 
4 - 7rlvf2 0 a/(S) 
Using (2.7.4), (2.7.5) and (4.1.64) the power factor and the THD are found to be 
PF=_I 
A4 
(4.4.3) 
(4.4.4) 
(4.4.5) 
(4.4.6) 
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Using (4.1.67) the expressions for each individual harmonic becomes 
2Jj1t/6 13k (e) for 
reM [ Ud(e)aB k = 1,3,5, ... 
1 - (4.4.7) krel -
0 for k = 2,4,6, ... 
where 13k is defined in (4.1.68). Using (4.1.57) it is again easy to show that lire/ is unity. 
Similar as in the case of the optimal duty ratio the maximum value of the duty ratio 
appears at e = 30° and the minimum appears at e = 0° . Thus, WI is given by 
(4.4.8) 
Using (4.4.2) and (4.1.46) through (4.1.49), the following expression can be found : 
(4.4.9) 
By assumption the relative ripple of Id is zero in this case. Thus, 
(4.4.10) 
Figure 4.10 shows the current waveforms and the corresponding harmonic components 
for the constant diode current controlled case. As expected, the input current 
waveforms are very similar to the ones of the optimal duty ratio case. The calculated 
values for the THD and the power factor differ only slightly from the previous case. The 
graphs for the THD versus the conversion ratio shown in Fig. 4. 11 a and Fig. 4. Sa are 
virtually identical. 
It comes as no surprise that the duty ratio function, the conduction angle and the 
modulation depth are very similar in the optimal case and in the constant diode current 
case. This can be concluded by comparing Fig. 4.11 c and 4.11 d with Fig. 4.9. 
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In this case the instantaneous power p is constant since Id and by assumption Vo is 
constant. As derived in Appendix A.5 this requires the harmonics to appear in pairs of 
equal magnitude. Figure 4.1 Od through 4.1 Of confirms this behavior. 
The constant diode current control method approximates the optimal duty ratio 
so closely that any attempt to realize the precisely optimal case can never be 
justified. The analytical evaluation of the optimal case, however, is very useful 
since it reveals that there is no justification to search for a control method that is 
better than the constant diode current method. Firstly, because the difference 
from the optimal case is so slim that an improvement is hardly possible. Secondly, 
this control method also removes the twice the line frequency ripple at the output 
of the converter. This is another beneficial effect that can be achieved by applying 
this control method. 
Results similar to the ones discussed here were presented in [9]. However, only 
approximate expressions were used to characterize the currents, and it has not been 
shown that the constant output control very closely approximates the optimal duty ratio. 
Due to its simplicity and to its advantageous effect at the input and output of the 
converter, the constant diode current control method appears to be the control method 
of choice. 
Several other schemes have been suggested, to improve the input current waveform 
over the constant duty ratio case, one of which is presented in [10]. The objective is to 
inject an easy to generate function into the duty ratio. The resulting function 
approximates to the optimal duty ratio to some degree. The next section deals with 
these methods in a more generic form than [10]. 
4.5 Arbitrarily Modulated Duty Ratio 
An alternative method to improve the input current waveform is to approximate the 
optimal duty ratio given in (4.3.11) with easier to generate functions. The optimal duty 
ratio for M = 1.5 is plotted in Fig. 4.12 over one-sixth of a line cycle, which is one full 
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period for this signal. This curve might be approximated with a triangular signal of six 
times the line frequency and an improved current shape can be expected. Potentially a 
modulation of the duty ratio with a cosine of the same frequency could be more 
effective. 
To remain generic, suppose the duty ratio is given by the following formula: 
(4.5.1) 
where .f(e) can be an arbitrary function for 0 ~ e ~ 30°. For all values outside this range, 
.f(e) has to satisfy 
(4.5.2) 
(4.5.3) 
in order for the duty ratio to satisfy (4.1.58) and (4.1.59). Without loss of generality.f(e) 
can by scaled such that the maximum value minus the minimum value equals 1. With this 
choice the modulation depth MJ I as defined in (4.1.69) will simply be 
(4.5.4) 
The objective now is to find the optimal value of IS for a given function f such that the 
THD of the resulting input current is minimized. Dio can then be adjusted to obtain a 
desired power level. From (2.4.2) it is evident that this is the same as minimizing the 
following function. 
(4.5.5) 
Using (4.1.62) Inns is given by 
(4.5.6) 
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Figure 4.12: Optimal duty ratio over one-sixth of a line cycle with a conversion ratio 
ofM= 1.5. 
whereas (4.1.65) in conjunction with (4.1.57) can be used to find II 
Minimizing (4.5.5) is the same as minimizingF(8) where 
1[ / 6 J (1 + 8· f(8))4 Us (8)dd 
F(8) = ----"o,---____ ~ 
['!(1+/i o f(8))'ad(8)dl J 
Equation (4.5.8) can be written as 
where 
F(8) = Po + 48P] + 682P2 + 483P3 + 84P4 
(Qo + 28Q] + 82Q2 )2 
(4.5.7) 
(4.5.8) 
(4.5.9) 
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1[ / 6 
p; = J us(s)f(s)aB (4 .5.10) 
o 
1[/6 
Qi= JUd(S)fi(S)aB (4.5 .11) 
o 
Pi and Qi are all constants which can be numerically evaluated for a given conversion 
ratio M The next step is to solve 
(4.5.12) 
Even though it is complex it IS straightforward to show that solving (4.5.12) is 
equivalent to solving 
where the constant coefficients are given by 
Ko = PoQ] - p]Qo 
K] = PoQ2 + 2P]Q] - 3P2Qo 
K 2 = 3{P.zQ2 - P3Qo) 
K3 = 3Pf22 - 2P3Q] - P4Qo 
K4 = P3Q2 - P4Q] 
(4.5.13) 
(4.5.14) 
The solution for 8 must be in the range of 0 < 181 < 1 (typically 8 approximately 0.1 and it 
decreases as M increases). In general a polynomial as the one given in (4.5.13) might 
have none or more than one real roots in the specified range. But from a physical point 
of view it can be argued that for a functionfi8), which even only roughly approximates 
the optimal duty ratio, there will be a solution 8 which minimizes the THD and if the D J 
is over or under modulated the current shape becomes monotonically worse. This can be 
verified for a particular functionJtS) by plotting the corresponding polynomial (i.e., the 
right-hand side of(4.5 .13), as 8 runs from 0 to 1). 
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Once cS is known D 1 given in (4.5.1) can be substituted into (4.1. 60). The expression 
for the processed power then becomes 
(4.5.15) 
where the constant A5 is defined as 
(4.5 .16) 
Equation (4.5. 15) can be solved for D J o. 
(4.5.17) 
This can be substituted into (4.5.1) 
(4.5.18) 
The nTIS value of the input currents given (4.5.6) can now be expressed as 
p ~ I =_0-
177IS 6VL A5 
(4.5.19) 
where the constant A6 is defined as 
(4.5.20) 
Using (2.7.4), (2.7.5) and (4.1.64), the power factor and the TIfD can be found to be 
PF=2 A5 
~ 
(4.5.21) 
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1ffa~~ Ai -1 
4A/ 
(4.5 .22) 
To get an expression for each individual harmonic relative to the fundamental, (4.l.67) 
can be used 
1 7t/6 
- j(1+0'f(S)Y13k(S)d8 for k=1,3,5, ... 
7tA5 0 1 -krel - (4.5.23) 
o for k = 2,4,6, ... 
where 13k is defined in (4.l.68). Using (4.l.57) it is again easy to show that lIre] is unity. 
To find the modulation depth, (4.5.17) can be substituted into (4.5.4) 
(4.5.24) 
There are no formulas for the ripple in Id derived in this thesis. There is no simple 
description of Md for a generalJtS). Even with a known functionJtS) there can be local 
maxima and minima. The global maximum or minimum can be either one of these 
depending on the conversion ratio M. 
In this thesis, the following four functions for JtS) are considered: 
1 f2(S) = --cos(6S) 
2 
fAe) = -cos(3e) 
(4.5.25) 
(4.5 .26) 
(4.5.27) 
(4.5.28) 
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where b was chosen to be 1.5. The best value for b depends on the conversion ratio . 
For the range of M under consideration, b = 1.5 appears to be a reasonable choice. The 
minus sign in the last three cases was chosen in order to make 0 a positive number. 
Henceforth, the four approximation functions stated above will be called as follows: 
• Equation (4.5.25): The linear modulation of the duty ratio. 
• Equation (4.5 .26): The cosine modulation of the duty ratio. 
• Equation (4.5.27): The rectified cosine modulation of the duty ratio. 
• Equation (4.5.28): The modified cosine modulation of the duty ratio . 
The cosine modulation of the duty ratio is also called sixth harmonic injection. It was 
introduced in [10] where a different approach was used to find the optimal modulation 
depth than the one presented in this section. 
The obtained duty ratio functions for all four cases optimized according to the above 
discussion (i.e., using (4.5.13) and (4.5.18)) are shown in Fig. 4.13 . The conversion 
ratio in these examples is 1.5. The dotted line represents the optimal duty ratio as 
discussed in Section 4.3. 
The analytically obtained current waveforms and their harmonic components are 
shown in Figs 4.14 through 4.17. All these modulation functions improve the current 
waveform significantly. It is noteworthy that even the linear approximation of the 
optimal duty ratio yields very good results. 
It should be mentioned that these are analytically obtained results. Two obstacles 
must be overcome in order to realize these schemes. Firstly, the desired modulation 
function must be generated and synchronized with the utility line. Secondly, the 
appropriate modulation depth 0 for any given conversion ratio must be found. This is 
potentially even more difficult. 
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However, if in a particular application the conversion ratio is fixed, or only slightly 
changing, then 8 can be fixed without sacrificing performance. These modulation 
schemes have one advantage over the constant diode current control method. 
International standards such as IEC1000-3-2 set limits for the maximum allowed value of 
each individual harmonic. These limits decrease as the order of the harmonic increases, 
but not by the same rate as the actual magnitudes of the current harmonics decrease. 
This behavior is shown in Fig. 4.18 for a 380VaJ800VdJ8kW converter. The stars mark 
the limits according to IEC1000-3-2. That means, the requirements for the lower order 
harmonics are more difficult to meet. The most critical harmonics in this particular 
topology are the 5th and the 7th. 
If the converter is operated with constant duty ratio, the magnitude of the 5th 
harmonic will be larger than the 7th and will clearly exceed the limit as shown in Fig. 
4.l8a. Conversely, if the constant current control method is applied, the magnitudes of 
the 5th and 7th harmonic are equal. In this case the 7th harmonic exceeds the limit as 
shown in Fig. 4.l8b. 
However, if the linearly modulated duty ratio is applied, then the modulation depth 8 
can be varied from zero (i.e., constant duty ratio) to the optimal value of 8 which yields 
almost identical magnitudes for the 5th and 7th harmonic (Figs. 4.l4d through 4.l4f). The 
harmonic content changes gradually from the constant duty ratio case to approximately 
the constant diode current controlled case (i.e., from Fig. 4.l8a to Fig. 4.l8c). 
Somewhere in between there is a range of values for 8 that retains all the harmonics 
below the limit; even though it does not minimize the harmonic distortion. This situation 
is shown in Fig. 4.l8d where the modulation depth was chosen to be 80% of the optimal 
value. 
Therefore, these modulation schemes provide a means to play with the values of 
individual harmonics. If this is of importance in a practical example, then these methods 
might be applied. 
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Figure 4.18: Input current spectrum for a 380Vac /800Vdc / 8kW rectifier: (a) Constant 
duty ratio, (b) constant diode current controlled, (c) linearly modulated 
duty ratio using the optimal is and (d) linearly modulated using a 
modulation depth of 80% of the optimal value. The stars mark the limits 
according to lEClOOO-3-2. 
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Another means to improve the current shape has been presented in [9,11]. The 
converter was operated at the boundary ofDCM. The interval T4 in Fig. 4.3 is omitted. 
This is achieved by turning on the active switch S as soon as all inductor currents (or the 
diode current id) reach the zero level. The consequence is a variable switching 
frequency. 
This control scheme is not investigated in this thesis. It has been reported in [9,11] 
that this method does not provide a significant reduction of the THD, however, it shifts 
the distortion to harmonics at higher frequencies. This reduces the filtering effort. At 
low conversion ratios the total harmonic distortion appears to be even worse than with 
the constant duty ratio. 
4.6 Summary of the Results and Practical Realization 
In this section the most important results of the preceding analysis are summarized 
and the most significant formulas describing the performance of the converter are stated 
again. Table 4.1 contains key expressions for all the analyzed cases in terms of the 
processed power P, the line to neutral input voltage VL and the conversion ratio M. 
In order to evaluate the expressions in Table 4.1, the following equations are 
necessary: 
R = 2L 
e T 
s 
u}(e)= M sin (e) 
M -.J3 sin (e) 
M2 sin( e - ¥) + M sin (2e) 
U2(e) = (. I ) 
\M -.J3 sin (e) (M - cos(e)) 
(4.6.1) 
(4.6.2) 
(4.6.3) 
(4.6.4) 
Constant DJ Optimal DJ Constant Id Modulated D J 
ReP MPRe . udiOl ReP RP DJ(e) ~ e 2 (1 + of (e)) V 12VL2 A/ ~ 4J3VL 2 A/ US (0) ~ 2J3MVL 2Ud (e) 12VL AS 
~KAz P 1 P P A6 Irms _.- -A4 -.-6VL A] 6VL A3 3VL 6VL As 
P P P P 
11 - - - -3VL 3VL 3VL 3VL 
2 A1 1 2 As 
PF 2A3 -Az A4 A6 
THD _z __ 1 ~ 4A/ ~ 4A/ ~A/-l ~ 4:/ -1 
I 1 1t/6 gP~ 1tf Ud(e) f3k(O)aB 2J31t/6 f3k(e) 1t/6 krel 
- ff3k(e)aB 7rM I Ud(e) cIJ _1 f(l+of(e)ff3k(e)aB k=odd 7tA] 0 7tA3 0 Us(e) 1tAs 0 
MY/ 0 PII. [~M -J3 -JM=l ] 
'12MTi,2 A/ 2 gP~~O[gM-~ -JM-I] 101 ReP ~ 12VL2 As 
M 2-J3 
_1_(1_ 2M2 o./(eo)J No simple expression Md 
4AJ . (M -IX2M -J3) 0 4A/ us(eo ) available 
- ---
--_._---- -
--------
Table 4.1: Key expressions for the analyzed cases in terms of the power P, the line voltage VL and conversion ratio M 
I 
00 
UJ 
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M2 Sin( e - ~TtF - iM sin (2e) 
U3(e) = (M) (4.6.5) 
-.J3 sin (e) (M - cos(e)) 
.J3 M + sin (2e)sin( e- 237t) 
ud(e)=-0(M) (4.6.6) 
2 -.J3sin(e) (M-cos(e)) 
us(e)=u/(e)+u/(e)+u/(e) (4.6.7) 
.J3M1t/6 
Al =- JUd(e)aB (4.6.9) 7t 0 
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Ko = PoQ1 - P1Qo 
K1 = PoQ2 + 2P1Q1 - 3P2Qo 
K2 = 3(P1Q2 -P3Qo) 
K3 = 3P2Q2 -2P3Q1 -P4Qo 
K4 = P3Q2 -P4Q1 
1t/6 
~K = f Us (e) Ji(e)aB 
o 
1t/6 
Qi = f Ud(e)Ji(e)aB 
o 
(4.6.16) 
(4.6.17) 
(4.6.18) 
(4.6.19) 
This is all that is needed to evaluate the expressions in Table 4.l. Note that the 
equations (4.6.13) and higher are exclusively used for the arbitrarily modulated duty 
ratio case (i.e., for column four in Table 4.1). All formulas were expressed in the 
simplest possible form that was found. Nevertheless, after some algebra, alternative 
forms can be found for (4.6.7) through (4.6.12) and for I krel in the first three columns of 
Table 4.l. These new formulas, which are stated in Appendix B, do not appear to be 
simpler, but the calculation speed is drastically reduced if they are used in numerical 
calculations instead of those stated above. 
The current waveforms are given by 
(4.6.20) 
(4.6.21) 
(4.6.22) 
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(4.6.23) 
for the interval 0 s e s 30° . The wavefonns for the rest of the line cycle can be found 
using the pennutation of subscripts and time reversal as explained in Section 4.1 . 
There are very few design constraints associated with this converter. To assure a 
proper operation, the following must be satisfied: 
(4.6.24) 
This equation implies that M must be greater than unity since the ratio must have a 
positive value. Assuming the power level P and the input voltage VL are given and a 
value for M has been chosen, the only possibility to influence DJ is by altering Re. 
Equation (4.6.24) provides a tool to determine Re and thus the inductance L and the 
switching frequency Ts. In order to reduce the current stress in all the elements of the 
converter, the left-hand side of (4.6.24) should only be marginally smaller than the right-
hand side. For example, 
(4.6.25) 
Table 4.2 contains a comparison of the predicted values of the THD in % between the 
previously discussed cases. As previously mentioned, the constant diode current method 
approximates the optimal case very closely. This approach has the additional 
advantageous property that the output voltage ripple is eliminated. Therefore, this 
circuit can be used as a single-stage converter if a high output voltage is required. The 
constant diode current control only requires a fast feedback loop to achieve the 
reduction in the hannonic content and a good output regulation. The optimal duty ratio 
(i.e., case 2) is only marginally better and is so complicated to generate that an 
implementation in a real circuit is neither justified nor realistic. However, analysis is 
useful because it serves as a reference against which other methods can be compared. 
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Case Duty ratio function M= 1.2 M= 1.5 M=2 .0 
1 Constant duty ratio 21 .82 12.43 7.597 
2 Optimal duty ratio 13 .94 9.456 6.228 
3 Constant diode current controlled 14.00 9.476 6.234 
4 Linearly modulated duty ratio 14.43 9.580 6.266 
5 Cosine modulated duty ratio 14.38 9.556 6.251 
6 Rectified cosine modulated duty ratio 13 .95 9.473 6.247 
7 Modified cosine modulated duty ratio 13 .98 9.471 6.244 
Table 4.2: The Predicted THD for all cases andfor 3 different conversion ratios. 
The other approximations of the optimal duty ratio (i.e., cases 4 through 7) have the 
following disadvantages: 
1) The desired function must be artificially generated or derived from somewhere. 
2) The optimal modulation depth depends on the conversion ratio and the load current. 
For example, if the input voltage changes, the magnitude of the injected signal to the 
duty ratio must be adjusted. This requires constant monitoring of the conversion 
ratio and load current plus an additional circuitry, which provides the proper 
modulation depth. 
3) The diode current and hence the output voltage still suffer from some low frequency 
ripple. 
The most favorable solution, therefore, is case 3, i.e., the diode current control method. 
The following graph compares the improvement of the THD versus the conversion ratio 
M for the constant duty ratio case and the constant diode current control method. It is 
evident that the most significant reduction of the THD occurs at low conversion ratios 
where the distortion is large if a constant duty ratio is applied. In most cases a low 
88 
conversion ratio is desired in order to reduce the voltage stress on the switches and in 
the output capacitor. The primary reason for designing the converter with an increased 
M is to achieve a lower harmonic distortion. 
The proposed control method provides an alternative method to obtain the same goal 
without adding voltage stress to the components. The horizontal distance between the 
two curves in Fig. 4.19a is approximately 0.22; therefore, if the constant diode current 
control method is applied, the conversion ratio can be reduced by a factor of 0.22 to 
achieve the same THD as with a constant duty ratio. This approximation is quite 
accurate over the whole range of interest (see Fig. 4 .19b). The difference in M translates 
to a variance in output voltage of 60V with a llOV input (rms-value phase to neutral) 
and 120V with a 220V input. An additional advantage of this control scheme is the well-
regulated output voltage. 
Depending on the particular application, it might be enough to use a fast voltage 
feedback loop as suggested in [9] and shown in Fig. 4.20a to achieve the desired duty 
ratio modulation. This requires a time invariant load. The necessary bandwidth of the 
feedback loop must be much higher than six times the line frequency. An excellent load 
step responses can be achieved with this solution. Experimental results, however, 
indicate that the performance concerning the input currents is better if the diode current 
is controlled directly and the output voltage is used in an outer loop as shown in Fig. 
4.20b. With this second control method, the residual output voltage ripple is also 
smaller. 
Since the diode current is discontinuous, a simple high frequency current sense 
transformer can be used to realize the current measurement. The bandwidth of the inner 
loop must be much higher than six times the line frequency, whereas the outer loop 
requires a bandwidth clearly below six times the line frequency. 
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Figure 4.19: (aJ Comparison of the predicted THD between the constant duty ratio 
case and the diode current control method. (b) The graph for the 
constant duty ratio case is shifted to the left by 0.22. 
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id 
VI L1 Dl D2 D3 Do il 
F 
I L V2 + 0 i2 L Co Vo 
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V3 E D i3 
R 
D4 D6 
Vref 
(a) 
id 
VI L1 Dl D2 D3 Do il 
F 
I L V2 + 0 i2 L Co Vo 
A T 
V3 
i3 E D 
R 
D4 D5 D6 
(b) 
Figure 4.20: The two proposed control structures. (aj The single loop structure with a 
high bandwidth loop and (bj the two loop structure with a high 
bandwidth current loop and a low bandwidth voltage loop. 
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4.7 Experimental Results 
The validity of the analysis of this converter was tested on an experimental circuit 
with the following element values: L]=L2=Lr=31 OJ.,LH, Co=4M~ and a resistive load of 
5000 (Fig. 4.1). Throughout the analysis the input voltage was assumed to be an ideal 
three-phase system. However, the real utility line voltage contains some distortion in the 
voltage waveform. In order to be able to compare the measurement with the prediction 
the experimental circuit was connected to a power supply with nearly ideal voltage 
waveforms. The input voltage was 80V phase to neutral and the output voltage was 
280V, which corresponds to a conversion ratio of 1.43. The control method shown in 
Fig. 4.20b was applied. In addition, an input filter was designed as shown in Fig. 4.21, 
where Lj7=3.5mH, Lp=1.2mH, CjT=lKl~I CjO=MKR~ and Rr=470. 
The constant duty ratio case is considered first . The measured input current together 
with the ac-component of the output voltage is shown in Fig. 4.22a whereas the 
magnitudes of the current spectrum are depicted in Fig. 4.22b. The measurement is 
slightly better than the prediction. This can be explained by the presence of the input 
filter, which also takes part in reducing the harmonic content. This effect is not 
Lfl Lf2 
VI VI' 
Rd 
Lfl Cfl Lf2 Cf2 
V2 V2' 
Rd 
Lfl Cfl Lf2 Cf2 
V3 V3' 
Rd 
Cfl 
Figure 4.21: Three-phase input filter. 
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accounted for in the analysis. The measured waveforms in Fig. 4.22 can be compared 
with the prediction as shown in Fig. 4.4b and 4.4e. (Note that the conversion ratio is 
slightly different.) 
The same information for the controlled diode current case is shown in Fig. 4.23a and 
Fig. 4.23b respectively. It is evident that the harmonic distortion dropped and the output 
voltage ripple almost disappeared. It is shown that the harmonics appear in pairs of 
equal magnitude as predicted. This waveforms compare very well with the prediction as 
shown in Fig. 4.1 Ob and 4.1 Oc. 
In the real world, however, the circuit will be connected to the non-ideal line voltage. 
It is important to observe how the circuit behaves in this more realistic situation. The 
input voltage was chosen to be 100V phase to neutral and the output was 350V, which 
leads to the same conversion ratio as in the previous case. At the time the measurement 
was taken, the harmonic distortion of the line voltage was measured to be 4.5%. The 
resulting waveforms and spectrum are shown in Fig. 4.24a and Fig. 4.24b respectively, 
whereas the same plots for the constant diode current control method are shown in Fig. 
4.25. 
It is evident that the line current waveform does not agree as well with the prediction 
as in the previous case, even though the general shape appears still fairly close. The 
measured THD for the constant duty ratio case is significantly worse than the prediction 
(i.e., 20.4% versus 13.7%). (Note that the prediction is still based on ideal voltage 
waveforms.) In the controlled case the measurement and prediction are much closer 
together, i.e., 12.4% versus 10.2%. Consequently, if the constant diode current control 
method is applied, the actual reduction of the THD is 8% and not only 3.5% as 
suggested by the prediction. 
The exact values depend on the nature of the distortion and its severity. A voltage 
THD of 4.5%, however, is quite typical in a 1l0V system. The main reason for the 
distortion is the "peak detector" type of power inputs as discussed in Chapter 3. 1.2, 
which causes the voltage waveform to appear trapezoidal rather than sinusoidal. As a 
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result of this uniform distortion mechanism the nature of the distortion can be expected 
to remain the same. This allows generalizing the results stated in the previous paragraph. 
4.8 Final Remarks 
In this chapter the non-isolated single active switch three-phase power factor 
corrector was investigated. In a first step the previously known constant duty ratio 
operation was analyzed. The achieved results motivated the search for the optimal duty 
ratio. Results were derived for a duty ratio modulation, which optimizes the input 
current waveforms in the time domain in a least square sense. Unfortunately, this duty 
ratio is not practical to realize, since it is described by a rather complicated expression. 
It depends on each of the instantaneous input voltages and the conversion ratio. 
Nevertheless, the current shape can be analytically evaluated for the optimal duty 
ratio. By doing so, it can be observed that the current in the boost diode becomes 
almost constant with the optimal duty ratio. This offers an interesting chance to achieve 
a nearly optimal duty ratio by controlling this current so that it becomes entirely 
constant. It has been shown that this control strategy provides results that are indeed 
very close to the optimal case. In addition, it also provides simultaneously a well-
regulated output voltage. This is a very desirable feature. Applying a simple control 
loop improves the input current distortion as well as the output voltage regulation. 
On a final note, the way the analysis chronologically was performed was the 
following: The constant duty ratio case was investigated first. Then the optimum duty 
ratio was defined and analyzed. Since it turned out to be unpractical to realize, the next 
best option was using an approximation. Based on the actual shape of the optimal duty 
ratio the linear, the cosine and the cosine halfwave approximations were analyzed. 
In a real circuit these functions must be generated somehow. In the light of that the 
cosine approximation appeared to be the most promising choice. Since the diode current 
carried a nearly cosine shaped ripple, the idea occurred to derive the duty ratio 
modulation from this current. In the process of exploring that option, it so happens that 
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this does not work because as soon as the duty ratio was modulated using this ripple 
current, it almost vanished. Yet, what at first appeared to be a dead end led to the 
discovery of the simple diode current control method, which approximates the optimum 
duty ratio very closely and additionally provides a full output regulation. 
Some of the results reported in this chapter have meanwhile been published by other 
sources is a similar way. To the best of the author's knowledge, such a complete 
analysis allowing an easy comparison between different cases and providing simple 
expression for all quantities of interest for all these cases has not yet been published. 
99 
Chapter 5 
Isolated Extension of the Three-Phase 
Power Factor Corrector 
The converter presented and analyzed in the preceding chapter has interesting 
properties concerning the input current distortion and the output voltage regulation. 
However, there are two major drawbacks: Firstly, the converter requires a high output 
voltage, which must be larger than the peak line to line voltage. Secondly, this topology 
does not provide galvanic isolation. In this chapter, two isolated extensions are 
presented and analyzed. Any desired output voltage can now be achieved by designing 
a transformer with the appropriate turns ratio. 
The proposed converters are depicted in Fig. 5.la and 5.lb respectively. Several 
authors [4-6, 9] have mentioned these circuits before, providing only little analysis, or 
none at all. In all the cases except in [9], the duty ratio was always assumed to be 
constant. One goal of this chapter is to investigate if the overall performance of these 
converters can be improved using similar control schemes as in the non-isolated case. 
In [9] it has been claimed that by simply applying a fast feedback loop to the isolated 
converter the same improvements are achieved as in the non-isolated case. It will be 
shown that the situation in the isolated converter is more complex. The results from the 
previous chapter do not generally apply in the isolated case. 
The combination of power factor correction and isolation in one stage is most useful 
if, in addition, the output voltage is well-regulated. If operated with constant duty ratio, 
the circuits in Fig. 5.1 suffer from an output voltage ripple at six times the line 
frequency. Therefore, in most cases, they do not qualify as single-stage solutions. In 
this chapter the output ripple problem is analyzed, and a solution is presented. 
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5.1 The Topologies 
The converters under consideration are the Cuk-derived and the Sepic-derived 
topologies shown in Fig. 5.1a and Fig. 5.1b respectively. The analysis is based on the 
assumptions listed below: 
1) The input side is equivalent to the non-isolated case. That means that the inductors 
L1, L2 and L3 operate in DCIM. 
2) The capacitors C1, C2 and Co are sufficiently large to ensure that any line frequency 
related voltage ripple can be neglected for the evaluation of the input current 
waveform. 
3) All the assumptions stated in Chapter 4.1 still apply. 
With these assumptions the input current waveforms are equivalent to those found in 
Chapter 4 given that the duty ratio function is the same. This can easily be explained as 
follows: during the ON time of switch S, the three input inductors are shorted on their 
right-hand side, exactly as in the non-isolated version. During the OFF time of S the 
energy stored in the three inductors is released into a constant voltage source, exactly as 
before. This means that the equivalent circuits for each subinterval remain the same. 
As far as the input of the converter is concerned, nothing has changed. 
In particular, if the duty ratio is constant, the formulas found in Chapter 4.2 still 
apply. Nevertheless, one word of caution is necessary. The conversion ratio M, which 
is defined as the ratio of the output voltage to the peak value of the input voltage 
measured from phase to phase, is now different. M is no longer restricted to values 
greater than unity. Every M in the formulas in Chapter 4 must be substituted by a new 
quantity M1, which is defined as follows: 
(5.1.1) 
101 
icl CI C2 Lo 
VI L1 D3 
F 
I L 
L + + 0 
T sJ V. Do Co Vo A 
E n:l D 
R 
D6 
(a) 
icl CI Do 10 
VI L1 D3 +Vcl-
F 
I L V2 + + 0 L sJ T v. Lm Co Vo A 
V3 E n:l D 
R 
06 
(b) 
Figure 5.1: Isolated extensions of the single active switch three-phase power factor 
corrector: (a) Cuk-derived converter and (b) Sepic-derived converter. 
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where VSoffis the voltage across switch S in its off-state. The same restrictions apply for 
MJ as for M in Chapter 4. 
The following question arises: Is there an equivalent control method as in the non-
isolated case; does a fast output voltage feedback loop simultaneously solve the output 
ripple problem and improve the input current waveform? Since the converters in Fig. 
S.l possess additional reactive elements, a fast voltage feedback loop unfortunately 
does not have the same effect on the input current distortion. F or the same reason, a 
fast control of the currents in Lo in Fig. S.1 a or in Do in Fig. S.1 b does not solve the 
problem either. In order to achieve an improvement of the input current waveform, the 
output voltage Vo or the diode current Id was controlled in the non-isolated case (Fig. 
4.20). The equivalent quantities must be identified in the isolated converters. 
In the non-isolated converter, Vo is the off-voltage of the active switch. The 
equivalent voltage in the converters of Fig. 5.1 is VSoff, as defined above. In the 
converter of Fig. 5.la VSoff is the sum of Vel and Ve2 reflected to the primary of the 
transformer. In the converter of Fig. 5.1b VSoff is given by the sum of Vel and Vo 
reflected to the primary of the transformer. Nevertheless, keeping these voltages 
constant does not yield the desired result because the currents in the capacitors Cl and 
C2 contain also the output inductor current during the OFF time of the active switch. 
Thus, the current and voltage relation is not the same as in the non-isolated case. 
However, a method exists which achieves the same effect on the input currents as in 
the diode current controlled case (Chapter 4.4). The proposed method for the non-
isolated converter is to keep the diode current Id constant as shown in Fig. 4.20b. This 
current is not directly available in the circuits of Fig. 5.1 because the diode Do has been 
replaced with the capacitor C1. The current lc1 in this branch is bi-directional whereas 
Id is unidirectional due to the presence of Do. The part of lc1 flowing into C] during 
the OFF time of switch S is equivalent to Id of the non-isolated version of the 
converter. The fraction of the current discharging C] during the ON time was not 
present before. Fig. 5.2 illustrates the relation between lc1 and Id' This is not 
103 
id iel 
Cl 
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Figure 5.2: Identification oj Id in the isolated versions oj the converters. 
necessarily a suggestion for the practical implementation of the measurement of Id' 
There are more efficient ways to accomplish this task. 
Controlling Id in Fig. 5.2 so that it stays constant results in the same improvement of 
the input current waveform as in the non-isolated converter. Unfortunately, unlike in 
the non-isolated case, this control method does not suppress the output voltage ripple. 
On the contrary, the ripple can be much worse. This effect is studied in the next two 
sections. 
5.2 The Cuk-Derived Topology 
5.2.1 Steady State Analysis 
The most relevant steady state equations of this converter shown in Fig. 5.la are 
derived first. As opposed to the input inductors, the output inductor Lo operates in 
continuous conduction mode. The voltage across Do during the ON time of the active 
switch must be VsojJ reflected to the secondary of the transformer. (VsojJ is the voltage 
across the main switch during its OFF time.) Volt-second balance applied to Lo yields 
(5.2.1) 
Thus, 
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(5.2.2) 
Vsoffcan also be described by 
(5 .2.3) 
The loop formed by Lo, Co, C2 and the secondary of TJ contains only capacitors and 
inductors. The average voltage across an inductor must be zero. Thus, for steady state 
considerations, the inductors can be considered as short circuits. Consequently, the 
values for Ve2 and Vo must be equal. 
Vel can be found by substituting (5 .2.2) and (5.2.4) into (5.2.3) 
The output current is given by 
P 1=-
o V 
o 
(5.2.4) 
(5.2.5) 
(5 .2.6) 
These equations are sufficient to perform a first order design. The design algorithm is 
briefly out lined assuming that the power level P, the input voltage VL and the output 
voltage Vo are given. Initially, a value for MJ must be chosen based on the desired THD 
of the input current. The relation between THD and MJ is discussed in detail in Chapter 
4. (There, M was used instead of MJ .) The resulting duty ratio DJ can be found in 
Table 4.1. The voltage Vsoff can be determined according to (5.1.1). Equation (5 .2.2) 
can now be used to find the required turns ratio n. The voltages Vel and Ve2 are found 
using (5.2.4) and (5.2.5). The input inductors must be designed in the same fashion as 
in the non-isolated case. The values for CJ, C2, Co and Lo must be designed so that the 
switching ripple voltage or current is sufficiently low. No formulas are stated at this 
point, because their values also strongly influence the output voltage ripple at six times 
lOS 
the line frequency. Knowing the relation between that ripple and the circuit element 
values is very important in order to accomplish a good design. This subject is 
investigated below. 
5.2.2 Output Voltage Ripple 
In order to understand and predict the behavior of the output of this converter, a 
series of circuit transformations were performed. The original circuit without the input 
filter is shown in Fig. S.3a. As a first step, the transformer is eliminated. This is 
achieved by reflecting the secondary side to the primary as shown in Fig. S.3b. The 
capacitor C1 and the reflected capacitor C2 can be represented by an equivalent 
capacitor Ce ', which is given by 
(S.2.7) 
Figure S.3c shows the non-inverting version of the same circuit, which is realized by 
adding two extra switches. Apart from the polarity, the circuit is equivalent to the 
previous one. The diode current id, which was not directly accessible in the original 
circuit, reappears. The nature of this current is very well known from the analysis of the 
non-isolated version in Chapter 4. Therefore, the whole input part of the converter can 
just be replaced by a current source that represents id. In addition, circuit averaging is 
applied as introduced in [12]. The switch pair S2 and D2 can be replaced by dependent 
sources, carrying the average currents and voltages of the switches. This step is shown 
in Fig. S. 4a. 
At this point, a perturbation of the voltages, currents and the duty ratio is introduced. 
All these quantities are now represented by a dc-part plus a small signal ac-part. The 
dc-part is denoted by capital letters and the perturbation is denoted by lower case letters 
with a hat (e.g. , U + u). This step is shown in Fig. S .4b. After neglecting all second 
order terms (i.e., terms that include d/o and dive), the dependent sources can be 
separated as shown in Fig. S .4c. Lower case letters now denote the sum of the dc and 
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Figure 5.3: Circuit transformations on the Cuk-derived converter: (aJ The original 
circuit, (b) the secondary side of the transformer is reflected to the 
primary and (c) modification to the non-inverting but otherwise equivalent 
topology. 
Ve 
1d t Ce 
Ve+ve 
1d+id t Ce' 
ve 
id t Ce' 
id t 
(01+(h)lo+io 
n 
dl 10 
n 
107 
(a) 
(b) 
(c) 
(d) 
nVo 
Coin' n'Rl 
n(Vo+vo) 
Coin' n'Rl 
n vo 
Coin' n'Rl 
io/n n vo 
n'Lo 
Ce'/DP Coin' n'Rl 
Figure 5.4: The input part is replaced by equivalent current source: (a) The switch 
pair S2 and D2 is replaced by dependent sources, (b) small signal 
perturbation is applied, (c) divided into de and small signal sources, 
neglecting second order terms and (d) de sources are replaced with ideal 
tran~former and dependent sources are moved to the left. 
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ac signal (e.g., u = U +u). The two dependent sources, which depend on DJ, can be 
replaced by an ideal transformer. In addition, the other dependent sources are moved to 
the primary side and all circuit elements are moved to the secondary side of this 
transfonner. This leads to the circuit shown in Fig. 5.4d, where 
(5.2.8) 
(5.2.9) 
The circuit is now represented by the canonical model according to [13]. In order to 
find the output voltage, the dependent voltage source d1e(s) is of no consequence since 
it is in series with current sources. It can be replaced by a short circuit. Furthermore, Ve 
is the same as Vsoff, which is given in (5.2.2). This can be used to further simplify the 
circuit. 
For the purposes of the present analysis, it is more useful to reflect the primary side 
of the ideal transformer to the secondary. Furthennore, the whole circuit can be 
reflected through a virtual n: 1 transformer. This, plus a conversion of the current 
sources to voltage sources, lead to the final circuit shown in Fig. 5.5, where 
~ n 
vl=id·---
sCeDl 
10 
Ce 
v2 =dl._V_o(l __ l_) 
DI sCeRl 
vo 
Lo 
Co Rl 
Figure 5.5: Equivalent small signal model: Vj depends on the ripple of the diode 
current id and V2 depends on the duty ratio modulation. 
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(5 .2.10) 
This circuit has the following two input sources: 
(5 .2.11) 
(5 .2.12) 
The first source, Vj , depends on the ripple of diode current id. Since this ripple was 
analyzed in Chapter 4, it is well-known. The second source, V2, depends on the duty 
ratio modulation. Also the modulation depth was analyzed for different control 
schemes in Chapter 4. 
The only cases of interest in this chapter are the constant duty ratio case and the 
constant diode current control method. If the duty ratio is constant, then V2 is zero. The 
only contribution to the output voltage ripple is due to Vj, and consequently, due to the 
diode current ripple td . Based on the graphs in Fig. 4.4a through Fig. 4.4c this ripple 
can be assumed to be sinusoidal at six times the line frequency. In order to find the 
output voltage ripple for the constant duty ratio case, the transfer function from td to II 0 
must be found . 
If the constant diode current control method is applied, then Vj is zero because this 
control method eliminates td . As the duty ratio is no longer constant, the output voltage 
ripple is caused by V2 in this second case. It is again reasonable to assume that the duty 
ratio is modulated with a sinusoidal function (Fig. 4.Uc). The transfer function from 
d1 to lIo must be known in order to calculate the output voltage ripple. Using Fig. 5.5, 
the two required transfer functions are found to be 
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If the following inequality holds (which is very likely), 
then (5 .2.13) and (5 .2.14) can be approximated as follows: 
where 
~l = R[ Dn . (1 2J 
Id J E1+~g 1+~K~+E~g 
001 Q 00 0 00 0 
1-~ 
1 
00 =--== 
o ~ioCx 
C 2 Q =ooR-o-
ole 
x 
(5 .2.13) 
(5.2.14) 
(5.2.15) 
(5.2.16) 
(5 .2.17) 
(5.2.18) 
(5 .2.19) 
(5.2.20) 
(5 .2.21) 
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(5.2.22) 
D J in the above formulas must be a constant. This is naturally given in the constant 
duty ratio case. In the constant diode current controlled case, the average value of the 
duty ratio function should be used. From the discussion in Chapter 4.4 it can be 
concluded that the average value can be approximated by the value of DJ at 15°. Thus, 
in this case, DJ(n/12) should be used. 
The value of the transfer function at six times the line frequency is of particular 
interest. Whether the circuit operates with constant duty ratio or with the constant diode 
current control method, the circuit is exposed to an excitation at this frequency. In 
order to find the peak to peak voltage ripple at the output of the converter, the 
expressions for the peak to peak value of the diode current ripple Md and the 
modulation depth tJ) J can be used. These expressions were derived in Chapter 4 and 
stated in Table 4.1. Since the current Md is a normalized quantity, it must be 
multiplied by its average value, which is given by 
(5.2.23) 
This leads to 
~ P P 2-J3 
la = M d .J6MjVL = 4.J6VLAj . (Mj -lX2Mj - J3) (5.2.24) 
(5.2.25) 
The peak to peak value of the output voltage ripple is plotted in Fig. 5.6 for the constant 
duty ratio case and for the controlled diode current case. In order to understand the 
behavior of the circuit, it was assumed that fa and dj sweep with constant magnitude 
through the displayed frequency range. In the practical circuit only the value at 360Hz 
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Figure 5.6: Cuk-derived converter: Transfer junctions corresponding to the circuit in 
Fig. 5.5 with different values for the capacitor Co and the inductor Lo: (aj 
Co and Lo are small and (bj Co and Lo are large. 
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(i.e., six times the line frequency) is of interest. This frequency is marked with a dotted 
vertical line. 
The curves in Fig. 5.6a are based on a 200W converter with an input voltage 90VRMS 
(line to neutral) and an output voltage 75Voc. In addition, M} is assumed to be l.5. 
The component values are the following: L}=Lr=L3=320J.1lI, C}=Cr=40J.lF, Co=1 0J.lF, 
Lo=2mH and n=l.25 and the switching frequency is assumed to be 50kHz (these are the 
element values of the real circuit that was used to obtain the experimental data). 
It is evident that the diode current controlled case is much more problematic than the 
constant duty ratio case. The predicted ripple of the output voltage is about 10 times 
higher than in the first case. (The exactly calculated values are lO.4V versus 1.06Y.) 
There is a temptation to decrease the bandwidth of the output filter to reduce the ripple. 
Figure 5.6b illustrates that this does not necessarily alleviate the problem. The 
capacitance of Co was increased from 10 to 9M~ and the inductance Lo from 2 to 3mH. 
The effect was catastrophic. The complex pole pair closely approached 360 Hz and the 
Q-factor was increased. It is interesting to note that the difference between the two 
predicted ripple voltages is still approximately a factor of 10. This choice of values is 
completely useless. It is evident that the equations (5 .2.16) through (5.2.22) constitute 
an important collection of formulas. They serve as a tool that allows avoiding 
oscillatory designs. 
5.2.3 Preventing the Output Voltage Ripple 
However, even in a carefully designed converter, the output voltage ripple can not be 
completely avoided. The problem is much more serious in the constant diode current 
controlled case. If a well-regulated output voltage is required, the circuit can be 
modified as shown in Fig. 5.7. The body diode of the additional active switch, S2, is 
shown because it is essential for the operation of the circuit. This class of circuits, 
which were introduced in [14], is called capacitive idling converters. 
This modified converter can be controlled with at least three different control 
structures. The simplest one is shown in Fig. 5.8a. Switch S} is controlled by a 
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constant duty ratio with resulting input current waveforms according to Chapter 4.2. 
The other switch S2 is controlled by a fast output voltage feedback loop. The bandwidth 
of this loop must be much higher than six times the line frequency. The advantages of 
this control scheme are its simplicity and its good load regulation capability. 
If an improved current waveform at the input is required, the equivalent to the 
constant diode current control can be applied according to Fig. 5.8b. This structure is 
somewhat more complicated. The reference current for the first control loop, Iref, must 
be generated by some means. One possibility is to implement a slow outer loop that 
keeps Vel constant. The bandwidth of this outer loop must be lower than the line 
frequency. As in the non-isolated case, the diodes Db and Dfare placed in the schematic 
only to illustrate the meaning of id. It is not a suggestion for a practical implementation. 
It is more efficient and less expensive to sense the current polarity on the signal side of 
the measurement than connect diodes in series with the power path. 
If the control loop on the primary side is in place, the second switch can operate at 
constant duty ratio as shown in Fig 5.8c. This can be explained as follows: The first 
loop ensures that the diode current id is constant. That means id in Fig. 5.5 is zero and, 
thus, VI is zero. Note that the duty ratio modulation of the second switch is relevant for 
A A 
d} in Fig. 5.5. Therefore, if the second switch is operated at constant duty ratio, d] is 
CI C2 Lo 10 
VI 
F 
I L 
L + 0 
Vo 
T A 
E D 
R 
Figure 5.7: An extra switch S2 is introduced to the Cuk- derived isolated extension. 
The anti parallel diode is shown here because it is essential for proper 
operation. 
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Figure 5.8: Control structures: (a) Independent output control loop, (b) including 
constant diode current control to reduce the THD at the input and (c) S2 
can operate with constant duty ratio if id is kept constant. 
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zero and so is V2 . Since under these conditions both sources, i.e., VJ and V2, are nulled, 
no output voltage ripple is expected. This result is obtained under somewhat idealized 
conditions. In a real circuit the control loop at the input side is not ideal, which leads to 
some ripple in id. This ripple propagates to the output of the converter. Nevertheless, 
this ripple is significantly reduced compared to the case when the constant id control 
method is implemented without adding S2. A drawback of this control scheme is the 
reduced performance concerning the load regulation. 
An interesting feature of this converter is that neither of the suggested control 
schemes requires a loop across the galvanic isolation. It is important to note that during 
the OFF time of SJ the body diode of S2 is conducting. During this interval switch S2 is 
in the on-state by default. The only action S2 can perform is to turn off while SJ is on. 
Therefore, the two switches must be synchronized, which can be done by sensing the 
secondary voltage of the transformer [14]. In addition, the active duty ratio of S2 is 
always smaller than the duty ratio of SJ . The simplest realization is to turn on both 
switches at the same time and to ensure that S2 turns off before SJ . More detailed 
information about the design of capacitive idling converters can be found in [14]. 
5.2.4 Experimental Results 
In order to confirm the above results experimentally, an isolated version of the Cuk-
derived converter was built. It converted a power of 200W from 90V RMS (line to 
neutral) to 75Voc using an MJ of 1.5. The component values were chosen to be 
LJ=LrL3=320J.ili, Cg=Cr4M~I Co=fl~I Lo=2mH and n=1.25 . The circuit was 
connected to the utility line as the input source while the measurements were taken (not 
to an ideal voltage source). The voltage TIID was approximately 4.5%. 
Figure 5.9 shows the input current waveform without the presence of the extra 
switch. The waveforms correspond to the circuit as shown in Fig. 5.Ia. For the first 
measurement, the duty ratio was kept constant, which lead to the graph shown in Fig. 
5.9a. The input current is very similar to the non-isolated case in Fig 4.24a. The output 
voltage ripple is reasonably close to I V peak to peak as predicted in Fig. 5. 6a. 
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Figuer 9.10: Input current waveform and output voltage ripple when the circuit 
includes switch S2: (a) S] constant, S2 controlled duty ratio (Fig. 5.8a) 
and (b) S] constant diode current controlled, S2 constant duty ratio (Fig. 
5.8c). 
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If the constant diode current control method is applied, the input current appears to 
have less distortion (Fig 5.9b). However, the output voltage ripple is beyond any 
acceptable limit. The oscillation at the resonant frequency COo is worse than the one at 
360Hz. Since the duty ratio modulation function is not exactly sinusoidal, as shown in 
Fig. 4.llc, it can excite various frequencies at the output. In this particular design, COo is 
close to three times 360Hz (i.e., close to the 3rd harmonic of the duty ratio function). 
These results strongly suggest that if the constant diode current control method is 
applied, the capacitive idling converter must be used. The measurements taken with 
this topology are presented in Fig. 5.10. Initially, the control concept of Fig. 5.8a was 
applied. The switch S] operates with constant duty ratio whereas the second switch S2 is 
controlled by means of an output voltage feedback loop with a high bandwidth. The 
result is shown in Fig. 5.l0a. The presence of S2 does not significantly affect the input 
current waveform. It is comparable with the one of Fig. 5.9a. However, the output 
voltage ripple has nearly vanished. 
If a lower harmonic distortion of the input current is required, the constant diode 
current control method can now be applied. The last measurement, depicted in Fig. 
S.lOb, belongs to the control structure in Fig. S.8c. The current waveform is improved. 
There is some noticeable output voltage ripple. This can be explained by the fact that 
the current loop controlling S] is not ideal and id itself has some residual ripple. 
Nevertheless, the ripple is significantly reduced compared to the situation in Fig. 5.9b. 
If a lower output ripple is required, the control method shown in Fig. S.8b must be 
applied which combines the low distortion input with the well-regulated output. 
5.3 The Sepic-Derived Topology 
5.3.1 Steady State Analysis 
The Sepic-derived converter shown in Fig. 5.lb is the second proposed topology to 
be used as an isolated extension of the single active switch three-phase power factor 
corrector. Many aspects are similar to the situation in the Cuk-derived converter. 
Therefore, this topology is treated without going into great detail. Subsequently, the 
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most important large-signal equations of the converter are derived. In the Cuk-derived 
converter, the component denoted with Tj is a real transformer that does not need to 
have any energy storage capability. In the previous chapter, it was treated as an ideal 
transformer. This is different in a Flyback converter, where the "transformer" is 
actually an inductor carried out with two windings. Each of these windings carries the 
full current during one part of the switching cycle. In the Sepic-derived converter in 
Fig. 5.1 b the transformer is a combination of the two previous cases. It should be 
pointed out that this is true for any isolated Sepic converter. This combination of 
transformer and inductor causes the primary side to have a continuous current whereas 
the secondary is discontinuous. 
Based on the discussion above, it is clear that there must be a finite inductance 
associated with Tj • It will be called Lm, and its value refers to the secondary side. This 
inductance operates in continuous conduction mode. Volt-second balance applied to Tj 
leads to 
(5.3.1) 
The voltage across the S during its OFF time can be expressed by 
(5.3.2) 
Thus, 
(5.3.3) 
(5.3.4) 
The magnetizing current 1m (i.e., the current in the inductance Lm) must be the same as 
the output current reflected to the primary side of the transformer since all other 
branches connected to transformer contain capacitors. 
(5.3 .5) 
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The output current is given by 
(5.3 .6) 
This concludes the steady state analysis. 
5.3.2 Output Voltage Ripple 
Similarly to the previous topology, this converter suffers from an output voltage 
ripple. In order to understand and predict this behavior, a small signal model for the 
Sepic-derived converter is derived. The procedure to find it is similar to the previous 
case where the derivation is outlined in greater detail. The only major obstacle in this 
case is to find an equivalent topology containing pairs of switches which can be 
replaced by controlled sources. A solution is presented in Fig. S .11 a. This circuit is 
equivalent to the original circuit except that it is realized with a considerably larger 
number of switches. The diode current id, which was not directly available in the 
original circuit, appeared in this schematic. Applying the same techniques to this circuit 
as used in Chapter S.2leads to the canonical model shown in Fig. S.llb, where 
(S .3.7) 
(S .3.8) 
(S.3.9) 
(S .3.10) 
The equivalent capacitance Ce and inductance Le are defined as 
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Figure 5.11: Sepic-derived converter: (a) Equivalent topology suitable to perform 
circuit averaging, (b) canonical model and (c) final model to calculate 
output voltage ripple. 
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(5.3.11) 
(5.3.12) 
This circuit is somewhat more complex than the Cuk-derived topology. An additional 
voltage source appears that depends on id. Both voltage sources are in series with 
current sources and have no impact on the output voltage. Eliminating these sources 
leads to the small signal model shown in Fig. 5.11c. The two voltages sources Vj and V2 
are given by 
(5.3.13) 
(5.3.14) 
With this, the two transfer functions from the diode current ripple to the output voltage 
and from the duty ratio to the output voltage becomes 
(5.3.15) 
(5.3.16) 
It is likely that the following inequality holds as in the previous topology: 
R 2 LoC/ I > > --=---=----=-
(Ce +Coy 
(5.3.17) 
If so, then the transfer functions In (5.3.15) and (5.3.16) can be approximated as 
follows: 
where 
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s l- -( J
2 
1 
0) =---:==== 
p ~ipCx 
(5 .3.18) 
(5 .3.19) 
(5.3.20) 
(5 .3.21) 
(5 .3.22) 
(5 .3.23) 
(5 .3.24) 
(5 .3.25) 
Qz is often much less than unity. Should this be true, the numerator of (5.3 .19) can be 
factorized simply and the equation can be approximated as 
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( s J( s J 1-- 1--
(5.3.26) 
where 
(5.3.27) 
(5.3.28) 
The calculated peak to peak output voltage ripples for two different cases are shown in 
Fig. 5.12a and 5.12b respectively. These graphs are based on a converter with 
component values similar to the ones in Fig. 5.6 of the Cuk-derived converter. The 
input voltage was chosen to be 90V nns (line to neutral), the output voltage 75Voc and 
the conversion ratio 1.S. The voltage and current stress of the components of the 
isolated Sepic converter are similar to the those of the isolated Cuk converter. The only 
major difference is that the capacitor C2 is missing in the Sepic converter. A simple 
analysis reveals that the output capacitor Co of that converter carries the same ripple 
current as C2 and Co combined in the Cuk converter. Since the voltages across the C2 
and Co are the same, their values must be combined and used to determine the 
capacitance Co of the Sepic converter. This ensures an equivalent situation in both 
converters. Therefore, in order to achieve a similar situation as in Fig. S.6a, the 
component values are chosen to be as follows: ig=iO=iP=POM~ Cg=4M~I Co=pl~I 
L m=2mH and n=1 .2S . 
Unlike in the Cuk converter case, this is not a good choice since the resonant 
frequency as almost precisely at 360Hz. A significant ripple of 3.41V must be 
expected. According to (S.3.18) the Q-factor of the numerator is infinity. Therefore, at 
co = CO z the transfer function is zero. This behavior can also be observed in Fig. S.12. 
An interesting possibility is to place the COz exactly at six times the line frequency. 
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Figure 5.12: Sepic-derived converter: Transfer functions corresponding to the circuit 
in Fig. 5.11 with different values for the capacitors C J and Co and the 
inductor Lm: (aj The values are chosen based on the ones that resulted 
in Fig. 5.6a and (bj optimized choice of values. 
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Using (5.3.23), it can be concluded that the following equation must hold in order to 
achieve the desired zero placement 
(5.3.29) 
where/L is the line frequency. Using (5.3.11) and (5.3.12), the same relation can be 
rewritten as 
(5.3.30) 
Conversely, the resonant frequency cop should be moved away from six times the line 
frequency. This widens the range where the magnitude is low. This is important as all 
components have tolerances, and a converter usually operates over a certain duty ratio 
range. Moving cop to higher frequencies is achieved by choosing Lm or Co low. The 
following inequality is very likely to be satisfied: 
If so, the following approximate relation holds: 
wherejp is the resonant frequency that corresponds to cop, i.e., 
co f =~ 
P 21t 
(5.3.31) 
(5.3.32) 
(5.3.33) 
Lowering Co also tends to decrease Qp, a very desirable feature. However, it increases 
the switching ripple at the output of the converter, which puts a lower limit on Co. 
Decreasing Lm increases the rms-value of the currents in the switches and the 
magnetizing current in the transformer. The price is higher power losses in these 
elements. Eventually, Lm will go into discontinuous conduction mode and the whole 
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analysis will not apply anymore. These are the main design restrictions placed on C], 
Co andLm. 
Based on these considerations, new values were assigned to these components: 
Cz=UM~I Co=OM~ and Lm=0.5mH. This results in zero magnitude at 356Hz and the 
complex pole pair shifted from 373Hz to 1. 11kHz. The corresponding transfer 
functions are shown in Fig. S.12h. The 360Hz output voltage ripple is now expected to 
be negligible (i.e., lImY) and the switching ripple will be increased. 
5.3.3 Simulated Results 
In order to verify this behavior, the circuit as shown in Fig. 5.1 b was simulated using 
PSpice. The resulting output voltages over one line cycle are presented in Fig. 5.13. In 
the original design with C] =40 JlF, Co=RM~ and Lm=2mH, the 360Hz ripple is 
reasonably close to the predicted 3.4V from peak to peak. The simulated value is about 
3V. By adjusting the component values to Cz=UM~I Co=OM~ and Lm=0.5mH, a drastic 
reduction of the 360 Hz ripple is achieved. As predicted, the switching ripple has 
significantly increased. 
5.3.4 Preventing the Output Voltage Ripple 
Until now, only the constant duty ratio case was considered. The analysis reveals 
that the output voltage ripple is not reduced if the constant id control method is applied. 
Hence, if this control method is applied, an extra switch can be added to the circuit 
similar as in the Cuk-derived topology. Two versions of the capacitive idling 
converters are considered. The extra switch S2 can be placed at the primary side of the 
transformer since the Sepic-derived converter in Fig. 5.1b has no capacitor connected to 
the secondary side. This version is shown in Fig. 5.14a. This solution has the 
disadvantage that the control loop must cross the galvanic isolation. A solution to this 
problem can be obtained by separating the transformer and inductor function into two 
different elements. This circuit is shown in Fig. S.14b. The disadvantage is the higher 
number of components. 
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Figure 5.13: Simulation of the output voltage ripple of the Sepic-derived converter: 
(a) Initial choice of circuit values corresponding to Fig. 5.12a and (b) 
optimized design according to Fig. 5.12b. 
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primary side of the transformer and (b) S2 can be placed on the 
secondary if the inductor Lm is realized as a separate component. 
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For the Cuk-derived topology, three different control methods were presented in Fig. 
5.8. The same three concepts can be applied to the Sepic derived converter with the 
same restriction to the duty ratio of S2. These methods are: 
1) Sj Constant duty ratio 
S2 Controlled with fast output voltage feedback loop 
2) Sj Controlled such that id of Fig. 5.2 is constant 
S2 Controlled with fast output voltage feedback loop 
3) S} Controlled such that id of Fig. 5.2 is constant 
S2 Constant duty ratio 
Switch S2 must be synchronized with S1 and its duty ratio must always be less than that 
of Sj for the same reason as discussed in conjunction with the Cuk-derived converter. 
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Chapter 6 
A Single Active Switch Single-Phase Power Factor 
Corrector with High Quality Input and Output 
In this chapter, a single-phase power factor corrector topology is investigated. This 
converter qualifies as an automatic current shaper. The current shaping function is a 
natural property of this circuit. Therefore, no extra control loop is necessary to achieve 
a low harmonic distortion. An output feedback loop with a high bandwidth is essential 
to obtain a good input current waveform. As a result, a well-regulated output voltage is 
provided at no extra cost. 
6.1 The Topology 
The circuit investigated in this chapter is shown in Fig. 6.1. It was introduced in [15] 
as Bifred (Boost Integrated with Flyback RectifierlEnergy storagelDc-dc converter). 
Similarly, as in the Sepic-derived isolated extension of the three-phase converter in 
Chapter 5.3, the element denoted as L2 is a combination of transformer and inductor. It 
must have a finite and properly designed magnetizing inductance. When the converter 
was first introduced, it was assumed that the inductor LJ worked in discontinuous 
conduction mode (DCM), whereas, L2 operated in continuous conduction mode (CCM). 
In this configuration, the voltage Vj is strongly load dependent. For the converter to 
operate properly, there is a minimum value required for this voltage. The fact that Vj 
varies over a wide range results in extremely high voltage stress in the switches. 
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In addition, the duty ratio was assumed to be constant over one line cycle. The 
resulting input current exhibits the well-known bell shape of the automatic power factor 
corrector based on the DCM boost converter operated with constant duty ratio [16]. 
This can be explained by the fact that the input of this converter is equivalent to a boost 
converter with an output voltage equal to the sum of Vj and Va reflected to the 
transformer primary. A THD of about 20% is a typical value for this waveform. The 
constant duty ratio operation is commonly achieved with a low bandwidth feedback 
loop. Thus, an output voltage ripple of twice the line frequency must be expected. 
In this chapter, a new mode of operation is investigated. Both inductors are 
operating in DeM, and the duty ratio is no longer constant over one switching cycle. It 
Ll Di Cl Do 
+Vl-il F 
I + 
L Rectifier SJ Rl Vac T Bridge L2 C2 Vo 
E 
R 
(a) 
Ll Di Cl Do 
il +Vl-F n:l 
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+ 
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(b) 
Figure 6.1: The Bifred Converter: (aj Non-isolated version and (bj including 
galvanic isolation. 
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is controlled by means of a fast feedback loop with a bandwidth much higher than twice 
the line frequency. This new mode leads to an improved overall behavior of the circuit. 
By implementing a high bandwidth control loop, two goals are achieved 
simultaneously: namely, a very low harmonic content in the input current and a 
well-regulated output voltage with no line frequency related ripple. All this is 
achieved without excessively high voltage stress on the switches since the voltage Vi is 
no longer load dependent. 
6.2 Large-Signal Analysis 
In order to make the large-signal analysis of the converter more transparent, the non-
isolated converter shown in Fig. 6.1a is considered. The final results can easily be 
modified to fit the isolated converter with a turns ratio n, shown in Fig. 6.1 b. All line 
frequency dependent quantities are expressed in terms of the normalized frequency e 
(i.e., rot ~ e). The analysis is based on the assumptions listed below. 
1) The input voltage is considered to be an ideal sine wave, thus Vac (e) = Vg sin (e) . 
2) The capacitors Ci and C2 are sufficiently large to ensure that the low frequency 
ripple (twice the line frequency) of V1 and Vo can be neglected. 
3) Both inductors, L1 and L2, operate in DeM. 
4) The current in L1 reaches zero prior to the current in L2. 
5) For the analysis of the waveforms during one switching cycle, the input voltage Vac 
is considered to be constant (i.e., the switching frequency is assumed to be much 
higher than the line frequency) . 
6) The input filter eliminates the switching ripple of the input current, but it does not 
affect line frequency related variations. 
7) The converter is loss-less. 
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As far as the converter is concerned, both half waves of the line period are 
equivalent. It is therefore sufficient to investigate only the positive half wave. Based 
on that and assumption 6, the ac source, the input filter, and the rectifier bridge can be 
replaced by an equivalent rectified ac source in order to perform the analysis. This 
modified circuit is shown in Fig. 6.2. The input voltage Vg is represented by 
(6.2.1) 
The following definitions will be used throughout the analysis: 
(6.2.2) 
(6.2.3) 
(6.2.4) 
(6.2.5) 
(6.2.6) 
il L1 Di CI ic1 id Do 10 
+Vl- i2 ic2 
+ 
sJ L2 C2 Vo Rl 
Figure 6.2: The equivalent circuit on which the analysis is based 
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Every switching cycle can be divided into four subintervals. Each subinterval lasts 
for Dl:, where the subscript i runs from 1 through 4 and Ts is the length of the 
switching cycle. The equivalent circuits of each of these subintervals are shown in Fig. 
6.3. The currents iI , i2 and id have the time dependent waveforms as sketched in Fig. 
6.4. 
The first subinterval is defined by the on-time of switch S. The currents i] and i2 in 
the two inductors are increasing starting from zero. For the rest of the switching cycle, 
switch S is turned off. Both inductor currents now must flow through the diode Do to 
the output and decrease in magnitude. The end of the second subinterval is reached 
when current i1 becomes zero. It remains zero for the rest of the period as diode D; 
prevents it from becoming negative. At the end of the third subinterval, i2 also reaches 
zero and it remains zero together with i 1 during the fourth subinterval forced by the 
diode Do. 
Both inductor currents i1 and i2 reach their peak values at the end of the first interval. 
These values can be found using the equivalent circuit in Fig. 6.3a. At any point during 
the line half-cycle they are represented by 
(6.2.7) 
(6.2.8) 
The peak value of the diode current id is the sum of the i 1p and i2p. 
(6.2.9) 
The values for D2 and D3 must be found and expressed in terms of D1 and the 
voltages vg, V1 and Vo. At this point, it is assumed that V1 is known. Later, it will be 
shown how to choose the inductors to obtain the desired V1 for a given Vg and Vo. Using 
this approach the analysis is much simpler than by starting with the input voltage, the 
load and all the circuit elements as known parameters. In addition, from a design point 
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Figure 6.3: The four equivalent circuits during one switching cycle. 
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Figure 6.4: Typical current waveforms. 
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of view, this approach is more useful as the salient features of the converter directly 
depend on the ratios Vi to Vg and Vi to Vo. It is, therefore, desirable to choose Vi at the 
beginning. The alternative is to choose all the circuit elements, work through 
transcendental equations to find Vi, and then decide whether or not that value is 
acceptable. 
D2 is found using volt-second balance on L}, whereas volt-second balance on L2 is 
used to determine D 3 . The volt-second balance for Li and L2 leads to 
(6.2.10) 
and 
(6.2.11) 
respectively. These two equations, together with (6.2.1), (6.2.3) and (6.2.4), can be 
used to find 
D -D sin (e) 2 - 1 M1 - sin(e) 
D3 = Dl(_I- - sinCe) -1) 
M2 M] - sinCe) 
(6.2.12) 
(6.2.13) 
Expressions for the currents averaged over one switching cycle can now be found by 
averaging the triangular waveforms in Fig. 6.4. Equations (6.2.7) and (6.2.12) are used 
to solve for the input current 11. (6.2.8), (6.2.12) and (6.2.13) are used to find 12, 
whereas ld can be calculated by using (6.2.9), (6.2.12) and (6.2.13). The results are as 
follows: 
(6.2.14) 
(6.2.15) 
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(6.2.16) 
In the next step, the requirements to ensure discontinuous conduction mode are 
derived. There are two conditions to meet. Firstly, both inductor currents must reach 
zero before the end of the switching cycle at any input voltage (i.e., for every phase 
angle 8). Secondly, by assumption, LJ must first become discontinuous, then L 2. These 
two conditions can be stated as follows: 
(6.2.17) 
(6.2.18) 
The equations can be simplified using (6.2.12) and (6.2.13). The results are 
(6.2.19) 
(6.2.20) 
These are necessary and sufficient conditions to guarantee the proper mode of 
operation. The inequality (6.2.19) ensures that for any phase angle 8 the current i2 falls 
back to the zero level before or at the end of each switching cycle. The inequality 
(6.2.20) ensures that the current iJ becomes zero before or together with i2. 
In most cases, a well-regulated output voltage is required. Va is not allowed to have 
a low frequency ripple. In this topology, avoiding this ripple is equivalent to not 
allowing a low frequency ripple in the averaged diode current Id. This can be realized 
by controlling the duty ratio so that ld is constant. If this control method is applied, the 
diode current is the same as the output current, i.e., 
(6.2.21) 
Using (6.2.16), the required duty ratio DJ(8) that keeps ld constant can be obtained. 
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(6.2.22) 
D 123 represents the fraction of the switching cycle where at least one inductor current is 
non-zero and is defined by 
(6.2.23) 
This can be simplified using (6.2.12) and (6.2.13). 
(6.2.24) 
From (6.2.22) it can be concluded that the maximum value occurs at 8 = 0, and 
therefore, D 123max becomes 
2IJ.f). (6.2.25) 
To ensure that the inductors are operated in DeM over the entire line period, D 123max: 
must be chosen to be smaller than unity. In order to obtain the best possible efficiency 
it should be close to one. Equation (6.2.25) can be solved for the required L 2. 
(6.2.26) 
The next step is to find an expression for L1 using charge balance on C1. QC1 represents 
the charge, which is released from C1 during the first subinterval of the switching cycle 
(i.e., during the on-time of the active switch), whereas QC2 stands for the charge stored 
in C1 during the second subinterval. No currents are flowing in C1 during the third and 
the fourth subinterval (Fig. 6.3). Before QC1 and QC2 can be equated, they must be 
averaged over a half of a line period (or a multiple thereof). Due to the waveform 
symmetry, the integral can run only from 0 to 1t12. QC1 can be expressed as 
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(6.2.27) 
The substitution of (6.2.7) and (6.2.12) into the above equation leads to 
(6.2.28) 
The expression for QC2 is found to be 
(6.2.29) 
Using (6.2.8) this can be expressed as 
2 x/2 
QC2 = ~~ f a/EUF~ 
nL2 0 
(6.2.30) 
In steady state QCl and QC2 must be equal. Thus, (6.2.28) and (6.2.30) can be equated 
and solved for LJ 
x / 2 . 2( ) 
fD 2(8) SIn 8 ~ L2 0 j Mj-sin(8) 
Lj = -. ~--x/=O----­
M3 fa/EUF~ 
o 
(6.2.31) 
This equation contains Di(8) on the right-hand side. After substituting it by (6.2.22) 
and performing some algebra, (6.2.31) becomes 
(6.2.32) 
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This is a transcendental equation for L j • It can only be solved numerically. One 
possibility is to apply the following iterative process: the result for L j of the current 
iteration step is used in the right-hand side of the next iteration. This process must be 
repeated until L j no longer changes its value. As initial value, L j can be set equal to L2. 
This is not the fastest algorithm, but it probably is the easiest one to program. 
Equation (6.2.32) is used to find the necessary L j that yields a desired Vj . Once a 
converter is designed for its nominal point of operation, Lj and L2 are fixed. In this 
case, it is interesting to know to what extent Vj depends on input or output voltage 
variations or on load changes. For this purpose, (6.2.32) can be rearranged as follows: 
n / 2 de 
J Lj Vj +V) -Vgsin(S) V) 
0-. +-
L) V/ sin2(S) V/ 
Vj = -1t-:-:/2:-----=---------J ___ de~-=----
o L) V) V/ sin2(S) 
L
j 
• rj 2 . -V]-+-V"'-)---V-g-s-in--=-(S-"'-) + 1 
(6.2.33) 
This equation can be solved in a similar way as (6.2.32), starting with the nominal value 
for Vj. However, in this case the algorithm converges very slowly. A much faster 
method is as follows : the right-hand side of(6.2.33) is considered to be a functionfiVj ). 
Using this, the iteration can be carried out as stated below. 
(6.2.34) 
The expression for the duty ratio (6.2.22) can be substituted into (6.2.14) to get a final 
expression for the input current. 
(6.2.35) 
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The harmonic distortion of this current and the resulting power factor can now be 
analyzed according to the definitions stated in Chapter 2. The results are reported in the 
next section. It should be pointed out that the current is in phase with the voltage since 
ij (e) = ij (180 - e) . Thus, the displacement factor is unity and (2.7.6) can be used to 
evaluate the power factor. 
6.3 Results of the Large-Signal Analysis 
The main topic of this chapter is to provide an overview of the improvement in the 
quality of the input current waveform of this converter under the special conditions 
proposed (both inductor currents discontinuous and in the presence of the constant 
output voltage control). The waveforms and their distortions are analyzed under 
various conditions. The results are compared with the same topology operated with 
constant duty ratio. This reference topology is designed so that the voltage stress in the 
switches is the same in both, the controlled duty ratio and in the constant duty ratio 
converter. The Bifred and the Boost converter in DCM generate the same input current 
waveform if both are operated with constant duty ratio and if both are designed to work 
with the same switch voltage stress. The output of the Boost converter must be 
equivalent to Vj+Vo in the Bifred. Therefore, the improvement of the current waveform 
due to the constant diode current control can be compared with the Bifred or DCM 
Boost converter. 
6.3.1 Comparison with the Constant Duty Ratio Case 
In the DCM Boost and Boost-like power factor correctors, increasing the switch 
voltage stress reduces the distortion of the input current [16] at the cost of a lower 
efficiency. In addition, components with higher voltage rating tend to be more 
expenslve. A compromise must be found between a low switch voltage stress and a low 
harmonic distortion. The switch voltage stress Vs in the Bifred converter is given by 
(6.3.1) 
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Commonly, the input and output voltage of a converter are given quantities, and thus, M 
is given. However, the value of M3 can be chosen by design, where the restriction 
(6.2.20) must be satisfied (M3 must be larger or equal to unity) in order to ensure proper 
operation. 
Fig. 6.5a and 6.5b shows the calculated harmonic distortion of the input current of 
this converter for different values of M 3 . For the constant duty ratio DCM Boost or 
Bifred converter it can be clearly seen in Fig. 6.5b that increasing the switch voltage 
stress (or M3 respectively) gradually reduces the THD. If the constant output control 
is applied, an interesting observation can be made. At the conversion ratio M = 
0.45, a very low THD can be achieved even with the lowest possible value of MJ• 
(For M3= 1 the exact value of the optimal conversion ratio isM= 0.4435.) In Figs. 6.5c 
and 6.5d the same information is presented in terms of the power factor. AtM= 0.45 it 
is nearly unity for any value of M3. (Note the different scale on the vertical axis of 
these graphs.) A comparison of both cases for M3 = 1 is displayed in Fig. 6.6a for the 
THO and in Fig 6.6b for the power factor. 
It is evident that with the proposed control method there is no need for a high 
MJ (i.e., a high switch voltage stress). The current distortion can be drastically 
reduced if the conversion ratio is appropriately chosen. As stated above, the 
conversion ratio can not usually be freely chosen. However, from Fig. 6.6 it can be 
concluded that even if the converter operates with an M other than 0.45, a significant 
improvement is achieved over a wide range of M. Furthermore, in many cases an 
isolation transformer is required. For an arbitrary output voltage the turns ratio in L2 
can be chosen in order that the reflected voltage at the primary has the optimal value. 
The input current obtained with M3 = 1 at the optimal conversion ratio is shown in 
Fig. 6.6c together with the value of the power factor and the THD. For comparison the 
current waveform of the constant duty ratio case is shown as a dashed line. The 
harmonic distortion is reduced by more than a factor of 10. Fig. 6.6d shows the 
frequency spectrum of these currents. The values of the harmonics are normalized with 
respect to the fundamental. Due to the symmetry of the current shape, there are, ideally, 
no even harmonics. 
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From Fig. 6.6c it becomes apparent what this control method accomplishes. It virtually 
eliminates the third harmonic, whereas the rest of the spectrum is not significantly 
affected. The low value of the ninth harmonic in the constant duty ratio case is merely a 
coincidence for this particular conversion ratio. It is not generally low. It has been 
shown in [1] that for certain conversion ratios certain harmonics become zero. A 
similar behavior was encountered in Fig. 4.5b in Chapter 4.2. The higher order 
harmonics are in fact worse if the constant diode current control method is applied. 
This is not a problem because the values are very low in both cases. The second order 
effects observed in a real circuit at higher order harmonics are much more significant 
than the difference between the two predictions. 
6.3.2 Universal Input Voltage 
Until now, one single point of operation has been considered. The waveform shown 
in Figs. 6.6c and 6.6d are obtained by optimizing the converter for this point. In many 
cases the input voltage and the output voltage varies over a certain range. One 
important case is the universal input voltage range from 90VRMS to 270VRMS . Even if 
the circuit is designed to work over this range, the harmonic distortion is significantly 
reduced compared to a converter operating with constant duty ratio. 
The value of M3 depends on the ratio of the inductances LJ and L2 and on the 
conversion ratio M. This can be concluded using (6.2.33) and the definitions (6.2.2) 
through (6.2.6). In order to plot the THD or the PF versus M at a constant M 3, as in Fig. 
6.5 and 6.6, the ratio LJ to L2 must be adjusted for each point in the graph. Once a 
converter is designed, the values of LJ and L2 are fixed and M3 changes as M changes. 
The inductors must be designed in such a way that the inequalities (6.2.19) and (6.2.20) 
are satisfied under all possible conditions. 
Figure 6.7a shows the prediction of the total harmonic distortion and Fig. 6.7b the 
power factor in a design for the universal input voltage range (90V to 270V). The 
output voltage (reflected to the primary side of the transformer in the isolated version) 
was fixed at 85V To some degree, this is an arbitrary choice. Increasing the output 
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voltage improves the current wavefonn at high input voltages with some penalty at the 
low end and vice-versa. The expected values of the THD and the PF are marked on the 
plots for a few interesting points. 
Figure 6.7c shows the most relevant voltages of the converter as a function of the 
input voltage. M3 (i.e., VJIVg) is unity only at 90V. This leads to the conclusion that 
(6.2.20) must be satisfied at the largest possible conversion ratio, in order to be satisfied 
in all cases. The fact that M3 is larger than unity at higher input voltages adds some 
extra stress on the switches. Despite the large input voltage range, the switch stress 
remains in acceptable limits. The increased M3 also has a positive effect. It widens the 
input voltage range with a low distortion of the input current. It is important to mention 
that (6.2.20), and thus, Vi does not depend on the load. This can be concluded from 
(6.2.33). In the original version of the Bifred, as it was presented in [15], Vi did 
strongly depend on the load level. 
The necessary duty ratio modulation over one half of a line cycle is shown in Fig. 
6.7d together with the conduction angle of the two inductors. This graph illustrates the 
division of one switching cycle into the four subintervals as a function of the phase 
angle. The inequality (6.2.19) ensures that the conduction angle of L2 is always less 
than one. This sets an upper limit on the power processing capability of a given 
converter at a given set of values for the input and output voltage. The second 
inequality, (6.2.20), guarantees that the conduction angle of Li is less than the one of L2 
for every phase angle 8. 
The expected current waveforms of a converter that is designed to operate over the 
universal input voltage range are shown in Figs. 6.8a and 6.9b for nominal voltages and 
in Figs. 6.8c and 6.8d for the two extreme cases. Under nominal conditions, the THD is 
expected to remain well below 10%. 
6.3.3 Limited Input Voltage Range 
As it has been demonstrated, this converter is entirely suitable to operate over the 
universal input range. If the input voltage range can be limited, the perfonnance can be 
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improved even further as demonstrated by the European input voltage range from 185V 
to 265V. The output voltage was fixed at 135V. Figures 6.9a and 6.9b show the 
predicted THD and PF as the input varies over the above mentioned range. The 
expected distortion is again significantly reduced. An additional benefit is the smaller 
difference between VJ and Vg which results in a lower switch voltage stress. The stress 
is predicted to be 565V at most as opposed to 624V in the previous case (Figs. 6.9c and 
6.7c). The resulting input current at nominal input voltage is nearly ideal as shown in 
Fig. 6.10c. The waveforms at low and high line voltage are shown in Figs. 6.10a and 
6.10b. They still contain very low distortion (less than 5%). 
6.3.4 Variable Output Voltage 
Finally, the input voltage was fixed and the output voltage was varied over a range 
from one to two. As this does not refer to a particular case, all voltages are normalized 
with respect to the peak line voltage Vg . The expected THD and PF are shown in Figs. 
6.11a and 6.11.b respectively. The optimal conversion ratio is slightly shifted to M = 
0.43 since M3 is not exactly unity. As shown in Fig. 6.11c, the switch voltage stress is 
nearly independent of the conversion ratio. The lowest value of M3 occurs at the 
highest conversion ratio. The slightly distorted input currents at low and high output 
voltage are shown in Fig. 6.12a and 6.12b, whereas Fig. 6.12c exhibits the nearly ideal 
current waveform atM= 0.43. 
In order to verify the analytical results presented so far, an experimental circuit was 
built. The measurements taken are supplied in the following section. 
6.4 Experimental Results 
The presented results must be achieved with a control strategy that ensures a constant 
diode current Id. In many cases, where the load is time invariant, it is sufficient to have 
an output voltage feedback and a fast controller (i.e., a controller with a bandwidth well 
above twice the line frequency). In some cases, it is better to sense the diode current Id 
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and control this quantity with a feedback loop. Since id is discontinuous, a simple 
current transformer can be used. As a matter of fact, the control problem is closely 
related to the one described for the three-phase case in Chapter 4.6. The two control 
methods are illustrated in Figs. 4.20. The validity of the analysis was tested on an 
experimental circuit without isolation transformer. It converted a power level of 120W 
from 80V AC into 50Voc .. The two-loop control method was applied, similar to the one 
shown in Fig. 4.20b. The values of the circuit elements were ig=RT~ iKr9R~ 
CJ=lmF, CKc4TM~ and RF250. A simple L-C-filter was connected between the input 
of the converter and the ac voltage source. The component values were Crl~ and 
Lr227J.ili. 
To have a reference a measurement with constant duty ratio was taken. The 
measured input current together with the output voltage ripple is shown in Fig. 6.13a. 
The frequency spectrum of the same current is presented in Fig. 6.13b. The current 
waveform definitely resembles the prediction shown in Fig. 6.6c. In addition, a severe 
output voltage ripple is observed. The measured frequency spectrum confirms that the 
9th harmonic almost vanishes as predicted in Fig. 6.6d. The THD is found be 21.4%, 
which is close to the prediction of22.4%. 
The same waveforms with the fast loop in place are shown in Fig. 6.14a, and the 
corresponding frequency spectrum is depicted in Fig. 6.14b. Again, the current 
waveform predicted in Fig. 6.6c can be verified. The output voltage ripple has nearly 
vanished. The measured THD dropped to 3.5%. The difference from the predicted 
2.2% can be partially explained by the non-ideality of the control loop. The diode 
current contains a certain amount of residual ripple. For the same reason, the 3cd 
harmonic is not as low as predicted. It should be noted that this is displayed in a semi 
logarithmic scale. This means that for low magnitudes, differences between the 
measurement and the prediction have little significance. The overall agreement 
between the measurement and the prediction is satisfactory. 
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Chapter 7 
Conclusion 
This part of the thesis discusses the power quality of ac-to-dc rectifiers. These 
rectifiers often introduce harmonic distortion into the utility line. Two main reasons 
have been identified that explain why harmonic distortion must be limited. Firstly, the 
components of power generation and transmission systems must be over-rated in order 
to handle the distortion and the extra losses associated with it. Secondly, the current 
distortion can cause other equipment connected to the same line to malfunction. 
Besides the distortion, the power factor is also used to describe the power quality. It 
has been shown that the power factor is closely related to the harmonic distortion, 
particularly if the input voltage is an ideal sine wave. In this case, the power factor 
directly depends on the total harmonic distortion and the phase displacement between 
the fundamental current component and the voltage. A unity power factor requires zero 
harmonic distortion. 
The principal sources of the harmonic distortion have been identified for the single-
phase and three-phase ac-to-dc rectification. In the single-phase case, it is the "peak 
detector" circuit at the input of the rectifier, which generates a large amount of 
harmonic distortion (IHD>100%) . In the three-phase rectifiers, it is the six-pulse diode 
bridge which is connected to a constant power sink. The result is a quasi-rectangular 
current waveform with a THD of32%. 
A single active switch three-phase power factor corrector was presented. The current 
shaping is a natural property of this converter. The simplicity of the circuit and the 
great performance make this a favorable topology. If the converter is operated with a 
constant switching frequency, the achieved THD is reasonably low. However, the 
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performance can further be improved if a fast output feedback loop is implemented. 
This loop removes the six times the line frequency ripple in the output voltage and 
simultaneously enhances the input current shape. 
It has been shown that there exists an optimal duty ratio for this converter. 
Moreover, the constant output control mentioned above approximates the optimal duty 
ratio so closely that any attempt to implement the optimal duty ratio can not be justified. 
F our additional control laws for this converter were investigated and compared with the 
optimal and the constant duty ratio case. 
The converter was extended using a Cuk and Sepic-derived isolated version. The 
reason for this extension is twofold: it allows an isolation transformer to be introduced, 
and the converter can be designed for an arbitrary conversion ratio. The non-isolated 
version requires a conversion ratio greater than unity (since it is a Boost derived 
topology). The problem that arises is the six times the line frequency ripple at the 
output of the converter. The introduction of a second switch provides a solution. This 
switch decouples the input and the output of the converter and enables an independent 
control of the output voltage. 
A set of small-signal equations has been derived which make it possible to predict 
the expected output voltage ripple, and even more importantly, serve as a tool to avoid 
oscillatory designs. Experimentally obtained results of the isolated and non-isolated 
version of the three-phase ac-to-dc-rectifier are in good agreement with the prediction. 
Finally, a single-phase converter was discussed which exhibits a similar behavior. It 
can be operated with a constant duty ratio over one line cycle. The achieved THD is 
approximately 20%. When the converter has an appropriate conversion ratio, a fast 
output feedback loop can reduce the THD to almost 2% without increasing the switch 
voltage stress. Again, the feedback loop solves two problems at the same time. It 
removes the output voltage ripple at twice the line frequency and it drastically reduces 
the harmonic distortion in the input current. 
Even though there is an optimal conversion ratio, as far as the current shaping 
function is concerned, it has been demonstrated that the results are highly satisfactory 
over the whole universal input range. 
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In order to verify the analysis with measurements, an experimental circuit was built. 
The excellent agreement between the prediction and measurement confirms the 
interesting properties of the converter. 
163 
Part II 
Small-Signal Analysis of Converters in 
Discontinuous Conduction Mode 
164 
Chapter 8 
Introduction 
Small-signal modeling has been a part of power electronics research for more than a 
quarter of a century. During this time, several methods have been developed to predict 
the small-signal behavior of switched mode converters. The principal difficulty is that a 
switched-mode converter represents a highly non-linear system. This system is to be 
approximated around a point of operation using linear techniques. 
Switched-mode converters can operate in two different modes: the continuous 
conduction mode (CCM) and the discontinuous conduction mode (DCM). In many 
respects the CCM is easier to handle. This particularly applies to the small-signal 
analysis. Several methods have been developed to analyze the small-signal behavior of 
converters in CCM. Even though these methods might appear to be different; the 
majority of these lead to exactly the same result. The standard method is the so-called 
state-space averaging. 
The situation is different with regard to converters in DCM. Not all models do 
agree. One can distinguish between so called full-order models and reduced-order 
models. Given the same converter, the full-order models in DCM are of the same order 
as their counterparts in CCM. The order of reduced-order models is decreased by the 
number of components in DCM. At low frequencies, all models generally give the 
same result. When the frequency approaches half the switching frequency, a significant 
difference can be observed. Measurements seem to suggest that the full order models 
are correct. 
This part of the thesis is focused solely on the DCM case. The reason for 
introducing yet another model is twofold. The model is simple to apply, and it leads to 
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extremely accurate results. Some full-order models are difficult to apply if the circuit is 
complicated. State-space averaging is the widely accepted standard method to perform 
the small-signal analysis. However, it leads to a reduced-order model which is 
inaccurate at higher frequencies. The new theory, developed in Chapter 9, demonstrates 
that the result of state-space averaging can be modified in order to account for the 
effects at higher frequencies. 
Chapter 9 starts with a line of arguments supporting the claim that there is an 
alternative way to deal with the DCM. This is followed by the derivation of an 
expression which accurately accounts for the mechanism encountered in DCM. The 
result can then be approximated using a simple delay term. This term can be added to 
the transfer function obtained by a reduced order model (e.g., state-space averaging). 
The results gained by this method are compared to a series of measurements, and are 
indeed satisfactory. 
State-space averaging in DCM is more difficult to accomplish than in CCM. The 
complexity of the method is even further increased, if more than one element operates 
in DCM. In Chapter lOan algorithm is introduced, which allows the performance of 
state-space averaging in DCM in a simple manner, even if there is more than one 
element in DCM. The procedure is standardized and therefore user and computer 
friendly. 
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Chapter 9 
Alternative Approach to Model the 
Small-Signal Behavior of Converters in 
Discontinuous Conduction Mode 
Switch mode converters are inherently nonlinear devices. For several purposes it is 
of great help to have linear small-signal models. They can be used to design a feedback 
loop using well-known linear control techniques. They serve to determine the input and 
output impedance of a converter, which are necessary to predict the interaction with the 
surrounding circuitry. Another case for the use of the small-signal model is the 
response at the output of a converter to an incremental change at the input. 
All switch mode topologies can potentially operate in two different modes, which are 
called continuous conduction mode (CCM) and discontinuous conduction mode 
(DCM). A lot of effort has been invested in order to find suitable small-signal models 
for both modes of operation. Models for converters in CCM are presented in 
[12,13,17]. Even though the methods to arrive at the desired result are different, most 
of the suggested models are equivalent. 
In DCM the suggested small-signal models differ considerably. They can be divided 
into two groups. The first group contains models that are of the same order as the 
corresponding CCM model. Hence, the number of reactive components in the converter 
determines the order of the model. These models are also called Full-Order Models. 
Examples of these type of models are given in [18-20] as well as the loss-free resistor 
concept in [21]. The second group consists of the models of lower order than the 
corresponding CCM model. In most cases, each discontinuous component reduces the 
167 
order by one. These models are referred to as Reduced-order Models, where examples 
can be found in [22-24]. 
The model derived in this chapter can not be allocated to either one of the described 
groups. The order is given by the number of discontinuous components plus one. Thus, 
with one element in DCM, the new model is a full-order model and with more than one 
element in DCM it becomes a reduced-order model. 
9.1 Motivation for a New Model 
Existing full-order models as [18-21] predict the behavior of the transfer function 
very well for frequencies lower than half the switching frequency. The behavior at 
higher frequencies than these is of little practical interest. Therefore, the question might 
be asked; why is another model introduced? The most standard method to evaluate the 
transfer function is by using state-space averaging. This method is presented in [13] for 
converters in CCM and in [22] for DCM. In the latter case a reduced-order model is 
obtained. It is well known that the predicted transfer function does not provide accurate 
results close to half of the switching frequency. In this chapter a correction term is 
derived that can be added to the transfer function obtained by a reduced-order model to 
account for the effects observed at higher frequencies. This correction term can be 
determined in a very simple manner. Therefore, the transfer function can be obtained 
using the well-known state-space averaging technique. If accurate results are required 
at higher frequencies, the simple correction term can be added. 
If one element is in DCM, the resulting transfer function corresponds to a full-order 
model. However, it is different from the transfer function obtained by the previously 
suggested methods. If more than one element is in DCM, the resulting transfer function 
corresponds to a reduced-order model. 
One argument often used to support the validity of the full-order model is the 
following: From a physical point of view the characteristics of a system can not change 
abruptly. The order of a converter has to be maintained as it enters DCM. This is not a 
valid argument for small-signal considerations. Fig. 9.1 shows a two port network with 
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Figure 9.1: Simple two port network. 
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two reactive components. Vz is the zener voltage. The input to output transfer function 
is not the same for all input voltages. Clearly, if 
V. V _oKK!KKKz_+_o-IO=-+_o~P In < Z R] (9.1.1) 
then the transfer function is of second order. Conversely, if 
V. V _oKK!KKKz_+_o-IO=-+_o~P In> Z R] (9.1.2) 
then the transfer function is of first order. This is a simple, physically realizable 
network, which illustrates that the small-signal behavior can change abruptly. The 
small-signal expressions depend on the derivatives of the large-signal quantities. Even 
though some large-signal values must be continuous functions due to the laws of 
physics, their derivatives can be discontinuous. 
Another point of interest is the existence of a right half plane zero in the control-to-
output transfer function. For example, they appear in the Boost and the Buck-Boost 
converter in CCM. Both of these converters are second order systems. A second order 
system without any zeros is represented by the following transfer function: 
(9.1.3) 
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The shape of the unit step response in the time domain of a system that is described by 
H(s) depends on the Q-factor. It is represented by a well-documented set of curves, 
which can be found in any fundamental textbook on linear control, for example in [25]. 
In converters operating in CCM, the Q-factor is always greater than 0.5. In that case the 
expressions for the unit step response h(t) and its time-derivative are given by 
where 
dh(t} H (a2 +co2 ] -at . { } 
--= 0 e SIn \co t 
dt co 
co a=_o 
2Q 
(9.1.4) 
(9.1.5) 
(9.1.6) 
(9.1.7) 
For the purpose here it is important to notice that the step response is always positive at 
any value for t. In addition, during the initial phase, i.e., for 
1t 
t<-, 
co 
the step response has a positive time derivative. 
(9.1.8) 
As mentioned above several second order converters have a right half plane zero in 
their transfer function. To represent such a converter, (9.1.1) must be modified to 
(9.1.9) 
This can be written as 
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G(s} = H(s}- ..!..-H(s} (9.l.1O) 
roz 
The term sHes} represents the time derivative of H(s}. Therefore, the step response 
and its derivative can now easily be found using (9.l.4) and (9.l.5). 
1 dh(t} get} = h(t}-_.-
Olz dt 
(9.1.11) 
(9.l.12) 
(9. l. 13) 
The value of the derivative of get) at t = 0 , which is the initial slope of the unit step 
response, is given by 
(9.l.14) 
Using (9.l.6) and (9.1.7) this can be expressed as 
dg(O) = -H roo 2 
dt 0 ro
z 
(9 .1.15) 
This value is always negative. This means a second order converter (or any second 
order system) with a right half plane zero starts to respond in the wrong direction if a 
step is applied at the control input. Equation (9.l.15) was obtained under the assumption 
that the Q-factor is greater than 0.5. A similar analysis reveals that if the Q-factor is 
equal or smaller than 0.5, the initial slope of the unit step response is still given by 
(9.1.15). 
It is interesting to understand what the physical reason for this right half plane zero is 
in switch mode converters. The Boost converter shown in Fig. 9.2 is used to explain 
this phenomenon. The inductor current h and the diode current ID for the CCM case are 
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shown in Fig. 9.3a. If a step !:J) is applied to the duty ratio, the inductor current 
changes from the solid to the dashed line, and it will eventually assume a new steady 
state on a higher level. The result will be a higher output voltage. The diode current 
also changes from the solid to the dashed line. Since the h can not change immediately 
to a higher value, the charge denoted by Ql is larger than Q2. Therefore, the average 
diode current directly after the step is smaller than before. The output capacitor C 
receives less charge and the output voltage drops initially. 
The situation is different if the inductor L operates in DCM and a step is applied to 
the duty ratio. The charge Ql in Fig. 9.3b is always smaller than Q2. Thus, the charge 
below the solid line is always smaller than the one below the dashed line. Consequently, 
the average diode current never decreases and the same applies to the output voltage. 
This seems to imply that there is no right half plane zero in the control-to-output 
transfer function if the Boost converter operates in DCM. The same line of argument 
can be made for the Buck-Boost, Cuk and other converters possessing a right half plane 
zero in the control-to-output transfer function. 
In contrast, the Buck converter and similar topologies operating in CCM do not 
behave according to the above discussion. Evidently, the output voltage increases 
immediately after the step is applied. That is why their small-signal transfer functions 
have no right half plane zero even in CCM. 
Finally, one more remark. It has been argued that a converter in DCM must be of the 
same order as the number of reactive components in the circuit. However, it must be 
noted that a switch mode converter is a highly nonlinear system, and therefore, it is of 
IL Id Vo 
D 
sJ c R 
Figure 9.2: Simple Boost converter. 
172 
fa 
o D 1 
(a) 
o D 1 
(b) 
Figure 9.3: Inductor and diode current waveforms of a Boost converter (a) in 
continuous conduction mode and (b) in discontinuous conduction mode. 
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infinite order. The question should be, what order is necessary to approximate its 
behavior with sufficient accuracy? Most models agree that in the CCM case it is indeed 
the same as the number of reactive components. Nevertheless, this might not 
necessarily be true for converters in DCM, particularly if more than one state operates 
in DCM. This topic (i.e., multiple discontinuous conduction modes) is treated in 
Chapter 10. 
9.2 The Description of the Discontinuous Current 
In the previous section the diode current of a Boost converter was used to illustrate 
that there is a fundamental difference between the two modes of operation if an 
incremental change at the control input is applied. This suggests that the analysis must 
be focused on that current in order to understand the involved mechanisms. The 
characteristics of this current are investigated below. 
9.2.1 Validity of the Model 
The considerations are restricted to converters with the following configuration. The 
diode, which carries the discontinuous current, is connected to a linear circuit. The 
diode current id decreases linearly. This requires that the input voltage of the linear 
circuit must be approximately constant. This situation is illustrated in Fig. 9.4. For 
example, in the Boost and Buck-Boost converter this requirement is satisfied. During 
the first subinterval (i.e., while the active switch is on) the current id is zero. It starts to 
flow with its peak value at the beginning of the second subinterval. This interval ends 
when id reaches zero again. Thus, the input of the linear network is a pulsating current 
where the pulses have triangular shape. 
9.2.2 Analysis of the Diode Current 
If the duty ratio is perturbed in a small-signal sense, the triangles in Fig. 9.4 move 
their position and size accordingly. This was indicated in Fig. 9.3b. For the transfer 
function only the harmonic component of the output voltage at the same frequency as 
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Figure 9.4: (aj A discontinuous diode current is supplying a linear network and (bj 
the diode current shape during one switching cycle. 
the input perturbation is relevant. Due to the linearity of the output network, the 
triangular input current can be replaced by its harmonic component at this frequency 
without changing the output voltage reading. 
The switching frequency is denoted by is and the duty ratio is perturbed at the 
frequency f If these two frequencies satisfy 
where M and N are positive integers, then the series of generated triangles is a periodic 
signal with a period length of M switching cycles or equivalently N perturbation cycles. 
In the example shown in Fig. 9.5 Mis 5 and N is 1. Since the current id is periodic, a 
simple Fourier analysis can be applied to find its harmonic component at f The same 
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Modulator 
PWM-Ramp Control Input: DJ + MJ sin(wt + q» 
1 
o cp Ts kTs MTs=NT 
k!h cycle 
Diode Current i d 
Actual Current Shape Hannonic Component of id at co 
Figure 9.5: Upper traces: PWM modulator with a sinusoidal perturbation at the input. 
Lower traces: Resulting diode current id. The size and the position of the 
triangular pulses are changing. The calculated harmonic component of id 
at co is shown with its magnitude scaled by a factor of 5 compared to the 
actual current waveform. 
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component could be found for an arbitrary frequency ratio usmg more difficult 
mathematical methods. This is not really necessary since every arbitrary ratio is as 
close as desired to a rational number if M and N are chosen sufficiently large. In 
addition, the desired frequency component is expected to be a smooth function off (at 
least below half of the switching frequency). 
A very similar analysis has been performed in [26] where the objective was to 
determine the delay of different types of pulse with modulators. The analysis follows in 
general the same steps with the added complication that the current id is triangular and 
the modulation affects the leading edge, the trailing edge, and the magnitude of id. In 
[26] only the trailing edge of a rectangular pulse train with constant magnitude was 
modulated. 
As mentioned above, the analysis is based on the assumption that the input voltage of 
the linear network is constant. This is justified, since a small voltage ripple on top of 
the dc-value hardly affects the shape of the current triangles. The control input (the 
input of the modulator) is of the general form 
(9.2.2) 
where D J is the steady state duty ratio, !JJ) is the magnitude of the perturbation, and <p is 
an arbitrary phase-shift. The intersections of this signal with the PWM-ramp can be 
described by the following equation: 
(9.2.3) 
where k runs from 1 to N and enumerates the switching cycles. Since the perturbation 
must be small around the steady state point, the following inequality holds: 
(9.2.4) 
Thus, DJk can be replaced by DJ inside the argument of the sine function. With that, 
(9.2.3) becomes 
(9.2.5) 
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This is an expression for the relative length of the first subinterval of the Jth switching 
cycle in terms of the control input. 
Next, let J..l be defined as 
(9.2.6) 
where VDl is the voltage across the inductor carrying the discontinuous current during 
the first subinterval of the switching cycle (i.e., during DJTs) and VD2 is the same 
voltage during the second subinterval. Both voltages are assumed to be constant. In a 
Buck-Boost converter J..l coincides with the conversion ratio; in a Boost converter the 
conversion ratio is J..l + 1 . 
Applying volt-second balance to this inductor leads to 
D _Dlk 2k---
J..l 
The current during the second subinterval of the Jlh switching cycle is given by 
. Ipk 
Idk('t) = Ipk - 't aOk~ 
(9.2.7) 
(9.2.8) 
where 't is zero at the beginning of each second subinterval. The peak current of the kth 
switching cycle can be expressed as 
(9.2.9) 
where L is the inductance value of the discontinuous inductor. This, together with 
(9.2.7), can be substituted into (9.2.8). 
(9.2.10) 
The time variable 't can now be replaced by t which is zero at the beginning of the first 
switching cycle. This leads to 
(9.2.11) 
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during the second subinterval of the J!' switching cycle. idk is zero during the other 
subintervals of each switching cycle. The starting time t1k and using (9.2.7), the ending 
time t2k of this second subinterval in the TCh switching cycle can be expressed as: 
(9.2.12) 
(9.2. 13) 
Now, the harmonic component of iJ..t) at the same frequency as the input signal must be 
found. This current component will be denoted by idn. A possible form of the Fourier 
representation of a signal is given by 
00 
j{t) =Ko+ LIKjI sin {jooft + Arg{Kj )) (9.2.14) 
j=1 
where 
(9.2.15) 
(9.2.16) 
(similarly as in (2.2.5) through (2.2.9». The fundamental frequency 00£ in this example 
is given by 
00 
oof =-
N 
(9.2.17) 
Only KN is of interest here, since the frequency associated with KN coincides with the 
perturbation frequency f Substituting (9.2.11) into (9.2.16) and using the appropriate 
integration limits given in (9.2.12) and (9.2. 13) leads to 
(9.2.18) 
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This expression is somewhat easier to deal with if rot is replaced by the phase angle 8. 
This requires a scaling of the magnitude and integration limits and by ro. (T ~ 21t). 
The modified equation is 
(9.2.19) 
The integral inside the summation can be solved. The result is 
(9.2.20) 
This expression can be multiplied out and rewritten as a sum of three different terms. 
(9.2.21) 
where 
M 
S1 = roTs . "LDlke-jroTs(Djk-Dj) e-jroTs(k-l-Dj) (9.2.22) 
k=l 
M 
S -·11 " -jroTs(Djk-Dj) -jroTs(k-l+Dj) 2 - h .. · L.Je e (9.2.23) 
k=l 
(9.2.24) 
The following is an often-used approximation if x is small. 
(9.2.25) 
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Since it is assumed that the perturbation is small, the value of DJk -DJ is also small. 
The above approximation can be applied to (9.2.22) through (9.2.24). 
M 
Sl = ro~· :L(D1 +Dlk -D1)(1- jroTs(Dlk _Dl))e-jroTAk-l-DJ) (9.2.26) 
k=l 
M 
S2 = jll' L(I- jro~Ealk _Dl))e-jroTs(k-l+DJ) (9.2.27) 
k=l 
(9.2.28) 
These three sums can be rearranged in three new terms collecting the same powers of 
(Dlk - D1) separately, so that 
(9.2.29) 
where 
(9.2.31) 
M 
T - 'r,,2T 2 "(D D \2 -jroTs(k-l+Dj ) 3 - -JUJ s . ~ lk - 1 J e (9.2.32) 
k=l 
The first of these sums (i.e., T j ) is zero for Mbigger than 1. This immediately follows 
usmg 
roT = 21tN 
s M (9.2.33) 
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which is a consequence of (9.2.1). It can be shown that the third sum T3 is also zero 
except for the following frequency ratios: 
N 1 3 5 
-=-,1,-,2 ,- , .... 
M 2 2 2 
(9.2.34) 
The measurement of the transfer function at half of the switching frequency is 
meaningless due to the aliasing problem. As pointed out in [26], the lower side band of 
the switching frequency coincides with frequency of the perturbation. The problem can 
easily be visualized in the time domain using Fig 9.5. At this particular frequency the 
modulation largely depends on the phase difference between the switching frequency 
and the injected signal. This signal can be shifted with respect to the PWM-ramp so 
that its crossings with the ramp always occur at the zero level of the injected sine wave 
or alternating at the positive and negative peak value. In the first case no modulation 
occurs whereas in the second case the modulation is certainly strong. 
At exactly the switching frequency no modulation can appear with any phase-shift of 
the input signal. This can also be visualized by shifting the injected signal across the 
PWM-ramp. Therefore, the frequency ratios designated by (9.2.34) are not considered 
here, and T3 is considered to be zero. 
The only non-zero component is T2, which can be reorganized as follows: 
(9.2.35) 
Using (9.2.3) D1"D1 can be replaced in (9.2.31). After some algebra the following 
expression can be found: 
T} = ~qI [{,.i+ 1{ -e -jroT, ~ J - jroT.,DJ j( M _ ~e-OjEroqDEk-l+agF-KF}-jK 
(9.2.36) 
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The part that remains in the summation is again zero except for the frequency ratios 
defined in (9.2.34). Similarly as before, these frequencies are not considered. Equation 
(9.2.36) can now be substituted into (9.2.29) and that one into (9.2.21). This, together 
with the use of(9.2.33) leads to 
(9.2.37) 
The magnitude of KN represents the magnitude of idn and the argument of KN represents 
its phase. As it was to be expected, the phase has a component of -<po This means the 
phase difference to the perturbation at the input does not depend on <p . (This does not 
apply at half of the switch frequency according to the above discussion.) Henceforth, it 
is assumed that <p is zero. 
The expression (9.2.37) is a surprisingly simple result considering the problem that 
was to be solved. However, it is still far too complicated in order to be useful for design 
purposes. Approximations for the magnitude and phase are required. The case is 
considered first, where ill is chosen very low (i.e., if the converter is perturbed well 
below the switching frequency). In this case the ratio NIM is low. The exponential 
function in (9.2.37) can be approximated using (9.2.25). This leads to 
(9.2.38) 
With the use of (9.2.33), this can be simplified to 
(9.2.39) 
It should be mentioned that a perturbation at a low frequency requires an extremely 
large capacitor at the input of the linear network in Fig. 9.4a; otherwise, the assumption 
that VD2 is constant is violated. In a realistic case (9.2.39) may not offer the appropriate 
result, but it is used here for the sake of argument. 
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According to Fig. 9.4b in an unperturbed converter the average diode current ld IS 
given by 
(9.2.40) 
Using (9.2.7) and (9.2.9) this can be expressed as 
(9.2.41) 
This is not a linear relation between the D J and I d . In accordance with the discussion 
above, it is again assumed that the capacitance at the input of the linear network is very 
large, or even infinite. If an incremental change W at the duty ratio is applied, the 
linearized expression for the incremental change of ld can be found using the following 
formula: 
(9.2.42) 
This leads to 
(9.2.43) 
The right-hand side of the above equation is precisely the same as 10 (9.2.39). 
Therefore, KN at low frequencies is the same as t;.h This result is not actually 
surprising, but it is useful for the further discussion. 
It turns out that the magnitude of KN is almost independent of the frequency in most 
cases. Figures 9.6a, through 9.6c show a comparison of the accurate value of IKNl 
(dashed lines) versus !lid (solid lines) calculated using (9.2.43) at three different 
frequency values. The plots are normalized with respect to VDl , Ts, Land W . As 
expected, at 10% of the switching frequency Md approximates the exact of values IKNl 
closely for all duty ratios and Jl-values. At half of the switching frequency, some 
discrepancy can be observed particularly if Jl and D 1 are both large (Fig. 9. 6c). 
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Figure 9.6: Comparison between the normalized value of Kn with the approximation. 
Dashed line: exact value, solid line approximation. (a), (b) and (c) 
Comparison of the magnitude at three different frequencies and (d), (e) 
and (j) comparison oj the resulting time delay at the same frequencies. 
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The phase of KN is investigated next. The low frequency perturbation case is 
considered first, as before. The exponential function must be expanded with the three 
first terms of the series expansion, otherwise all phase information is lost. Thus, the 
following approximation is used for a small x. 
(9.2.44) 
If this is applied in (9.2.37), it reduces to 
(9.2.45) 
The phase of KN is given by 
(9.2.46) 
For small arguments the inverse tangent is nearly the same as its argument, i.e., if 
x ~ 0 , then 
(9.2.47) 
Making use of this approximation and (9.2.33) leads to 
(9.2.48) 
The current idn appears to be lagging with respect to the perturbation. This is in fact an 
expected behavior. The phase lag is proportional to the frequency. This holds at least 
at low frequencies since the derivation leading to (9.2.48) is based on the assumption 
that the frequency is low. Thus, it makes sense to express (9.2.48) normalized to the 
frequency, which is the corresponding time delay Td between the input signal and idn. 
Thus, 
T =DT Jl + 1 
d 1 s 2Jl (9.2.49) 
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At least at low frequencies the Td does not depend on the frequency. It turns out that 
this approximately holds over a wide rage of frequencies. Figures 9.6d through 9.6f 
show a comparison between the accurately calculated delay according to (9.2.37) and 
the approximation stated above. Similarly as before with the magnitude, Td closely 
approximates the accurate values, except if all three of the duty ratio, the conversion 
ratio and the frequency are high (Fig. 9.6d). 
From the above discussion it can be concluded that the magnitude of idn stays 
approximately constant over the whole frequency range of interest. In addition, id is 
delayed with respect to the modulator input by an approximately constant time. The 
amount of delay depends on the steady state duty ratio D J and on the ratio J..L, which is 
closely related to the conversion ratio. 
As discussed earlier, reduced-order models accurately predict the transfer function at 
frequencies well below half of the switching frequency. Based on the preceding 
discussion, one possibility to improve these models is to add a delay term to the transfer 
function. The magnitude does not need to be adjusted since the contribution due to the 
DCM operation is constant over the whole frequency range, and at low frequency it is 
appropriately accounted for the magnitude by the reduced-order model. The amount of 
the delay is given in (9.2.49). A probably more useful and insightful version can be 
found by substituting (9.2.7) into (9.2.49). This leads to 
(9.2.50) 
This result is rather interesting since the delay is half as long as the conduction angle of 
the inductor in DCM. The transfer function of a delay Aa{s) is given by 
(9.2.51) 
For many purposes it is sufficient and much more convenient to use the Pade 
approximation [25] to account for a delay. The first order approximation is given by 
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1- sTd 
AAs) = 2 
1+ sTd 
(9.2.52) 
2 
Using (9.2.50) this can be expressed in a more meaningful way as 
(9.2.53) 
where 
(9.2.54) 
These last two equations are the only ones needed in order to improve reduced-order 
models such as the one obtained by state-space averaging. 
Equation (9.2.53) has a pole and a right half plane zero in the neighborhood of the 
switching frequency. In Chapter 9.1 it has been pointed out that there is no physical 
reason for this zero to occur in DCM. In (9.2.53), it did not appear due to a physical 
necessity, but as a means to mathematically approximate the expression of a delay. 
It is interesting to investigate how well the pole and the right half plane zero gained 
by the full-order models approximate the magnitude of and phase of KN . For this 
purpose the values for the high frequency pole and zero given in [18] and [19] for the 
Boost converter were used. In order to allow an easy comparison with the delay 
approximation, the phase information was converted into the corresponding time delay 
at each particular frequency. The results are presented in Fig. 9.7 in the same fashion as 
the delay approximation was shown in Fig. 9.6. The dashed lines represent KN whereas 
the solid lines are calculated using the full-order model. 
In [18] and [19] it has been pointed out that the pole is always at lower frequency 
than the zero. This leads to a drop of the magnitude at high frequencies. This is best 
seen in Fig. 9.7c. Conversely, KN predicts that the magnitude can be increasing with 
increasing frequency particularly if a high Jl-value and at a high duty ratio coincide. It 
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delay at the same frequencies. 
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has been observed in measurements that this is in fact true. The experimental results are 
reported in the next section. 
9.3 Experimental Results 
In this section the experimentally obtained results are compared with the theory 
developed in the previous section. The measurements were taken on a Boost converter 
as shown in Fig. 9.8 . The component values are given in Table 9.l. A foil capacitor 
with a very low equivalent series resistance was used for C. With this choice the 
additional left half plane zero lies far above the switching frequency and does not 
influence the measurement. 
During the third subinterval in DCM the inductor current resonates with the parasitic 
capacitance of the two switches. The consequence is that at the time the active switch 
turns on, the current in the inductor is not zero as assumed in the analysis. This leads to 
misleading measurements. In order to prevent this situation, a damping resistor Rd was 
connected in parallel with the inductor. In addition, to reduce the parasitic capacitance 
seen by the inductor, an extra diode Dd was connected in series with the inductor. 
Two quantities are necessary to characterize the nature of the discontinuous 
conduction mode. So far, DJ and 1..1. or DJ and D2 were used. It is sometimes helpful to 
use yet another pair, which is D J and the conduction parameter K, which is defined as 
K= 2L 
o~ 
In the Boost converter the relations between K and 1..1., and K and D2 is given by 
~1+4al_l 
1..1.= K 
2 
(9.3.1) 
(9.3 .2) 
(9.3.3) 
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The values of K at the boundary between DCC and CCM are called Kent. A plot of 
Kent for the Boost converter is shown in Fig. 9.9. All values of D J and K below the 
curve represent DCM operation. The seven crosses indicate the points where the 
measurements were taken. To present a complete picture the measurements are 
scattered over the whole DCM range. Table 9.2 lists some key values corresponding to 
the chosen points. 
The results are presented in Fig. 9.10 through Fig. 9.13. The graphs at the top of 
each page show the comparison between the measured transfer function and the 
prediction using the simple delay approximation. The frequency ranges from 25Hz to 
12.5 kHz. The upper limit is at half the switching frequency. The graphs below present 
an enlargement of the magnitude and phase respectively in the higher frequency range. 
The upper limit in these cases is the full switching frequency. The comparison also 
includes the more accurate prediction using KN according to (9.2.37). In addition, the 
graphs also contain the prediction using the conventional full-order model as presented 
in [18,19]. 
The simple delay approximation provides good results at every measured point up to 
half the switching frequency. As expected the most severe discrepancy is observed in 
Fig. 9.11a. This point corresponds to the highest duty ratio and highest conversion 
ratio. Nevertheless, the prediction using KN is still very accurate. A similar but smaller 
difference can be observed in Fig. 9.lOd and Fig. 9.12d. From Table 9.2 it can be seen 
that these are the points with the next highest conversion ratios. 
Over all, the delay approximation appears to be very useful in every case. As far as 
the magnitude is concerned, it is always closer to the measurement than the 
conventional full-order model. In two cases, namely Fig. 9. lOf and Fig. 9.13c, the 
phase prediction of the conventional model is better than the simple delay. However, in 
the first case it is only marginally better and in the second case it only applies over a 
part of the frequency range. 
The prediction of the phase lag using KN is somewhat too small at high frequencies. 
The discrepancy is almost the same in each measurement. This might be due to the 
additional left half plane zero that appears as a result of the series resistance or 
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Figure 9.9: Points in the D - K plane where the measurements were taken. 
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Table 9.1: Component values of the experimental circuit. 
R K DJ D2 D3 11 VclVg 
0.15 0.42 0.43 0.36 1.36 
320 0.046 0.40 0.28 0.32 1.43 2.43 
0.65 0.25 0.10 2.57 3.57 
0.15 0.60 0.25 0.25 1.25 
205 0.072 0.35 0.39 0.26 0.90 1.90 
0.55 0.34 0.11 1.61 2.61 
125 0.118 0.35 0.55 0.10 0.64 1.64 
Table 9.2: Relation between the characteristic values at the measurement pOints. 
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inductance of the capacitor. Even though no influence is visible in the magnitude, it 
might start to appear in the phase. 
9.4 Final Remarks 
The high level accuracy of the prediction using KN suggests that the derivation in the 
preceding Section 9.2 is a valid approach. The principal query was the justification of 
the assumption that the voltage VD2 is constant. (In the Boost converter VD2 is Vo-Vg.) 
There are still some open issues. Firstly, what happens if the capacitor at the input of 
the linear network becomes so small the constant voltage assumption does not hold 
anymore? Secondly, there is a good chance that there is a more accurate yet still simple 
approximation in a pole-zero-form to model the behavior of KN . Thirdly, the derivation 
is based on assumptions, which excludes some converters. It would be interesting if the 
idea was generalized so that it applies to a Buck and other converters. 
It is clear, for any engineering purpose, no better model is needed than the 
conventional full-order model. However, the delay approximation is in many cases 
simpler to derive and is certainly no less accurate, particularly in conjunction with 
circuits treated in the next chapter with multiple discontinuous conduction modes. The 
next chapter introduces a straightforward way to perform state-space averaging for 
converters in DCM where an increasing number of discontinuous elements does not 
increase the complexity of the analysis. The result is a reduced-order model. If the 
converter satisfies the conditions stated in Chapter 9.2.1, this problem can easily be 
eradicated using the delay approximation. 
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Chapter 10 
Small-Signal Analysis of Converters with 
Multiple Discontinuous Conduction Modes 
The purpose of this chapter is to introduce a unified approach to perform the small-
signal analysis of converters with more than one reactive element in discontinuous 
conduction mode. The technique is based on the well-known state-space averaging 
method. However, the procedure is standardized and thus, more user and computer 
friendly . 
State-space averaging is a widely accepted method of evaluating the small-signal 
behavior of switch mode converters. This method was introduced in [13] for converters 
working in continuous conduction mode (CCM) and in [22] for converters working in 
discontinuous conduction mode (DCM). The latter becomes quite cumbersome if more 
than one reactive element works in DCM. This gave rise to the motivation for the 
search for a more efficient way of using state-space averaging for topologies with 
multiple discontinuous conduction modes. The presented procedure is not a new 
method of finding the small-signal behavior. The algorithm follows closely the method 
introduced in [22]. The major advancement is its simplicity, even if there is more than 
one element operating in DCM. Of course, it can be applied in case of a single reactor 
in DCM. Moreover, if no discontinuous element is present, the algorithm reduces to the 
CCM case as presented in [13]. In addition, the extra term introduced in Chapter 9 to 
account for the effects close to the switching frequency can be added. This term does 
not depend on the rest of the analysis; therefore, it can be omitted if there is no need for 
an accurate transfer function close to half of the switching frequency. 
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10.1 Derivation 
The small-signal analysis presented in this paper applies to a large class of topologies 
operating in DCM. However, some assumptions must be stated in order to define 
clearly when the algorithm can be applied as described. In some of the cases excluded 
by the assumptions below, a few adjustments to the algorithm are necessary. These 
special cases will not be treated in this thesis. 
10.1.1 Assumptions 
The considerations in this chapter are restricted to converters satisfying the following 
assumptions: 
1) There is only one control input, i.e., all active switches have the same on-time. (In 
this context an active switch is a switch that can not be implemented by a diode.) 
2) The currents and voltages in the discontinuous elements have approximately 
triangular waveforms. 
The second assumption requires a small ripple assumption in the elements operating in 
CCM. However, the state-space averaging method for CCM requires this anyway. 
Therefore, this is not an additional limitation. Topologies where the discontinuous 
reactors exhibit piece-wise linear waveforms, which are not triangular, are excluded 
from these considerations. An example of this class of waveforms is encountered in 
Fig. 4.3 of Chapter 4.1. A possible solution to the problem is to represent each of the 
currents ilt) and i3(t) (in Fig. 4 .3) with two separate triangular waveforms. These two 
currents are not independent; therefore, some additional adjustments to the procedure 
derived in this chapter are necessary. However, the discussion of these special cases is 
beyond the scope of this thesis. 
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10.1.2 State-Space Description 
In the state-space description of an electrical circuit, the states are usually chosen to 
be the currents and voltages of the reactive components. For simplicity, in this thesis 
the discontinuous currents and voltages are referred to as discontinuous states, even 
though they are not actually state variables. 
Let I be the number of states (i.e., the number of independent reactive elements) of a 
converter. If m is the number of discontinuous states and n is the number of continuous 
states, then 
l=m+n (10.1.1) 
The number of subintervals during one switching cycle depends on the number of 
discontinuous states. In CCM the number of subintervals is two. Each element in 
DCM initiates an additional subinterval at the instant when its voltage or current value 
becomes zero. Generally, the number of subintervals, k, is equal to the number of 
discontinuous states plus two. Thus, 
k=m+2 (10.1.2) 
As demonstrated in [13,22] each of these subintervals has a state-space representation 
of the form 
x=A·x+b·V I I g (10.1.3) 
where Vg is the input voltage, and the subscript i denotes the lh subinterval (i E 1, ... ,k). 
The state vector x contains all the state variables (i.e., all the currents and voltages in 
the reactive elements). The algorithm derived in this section requires that x must 
contain the discontinuous states in the top part, whereas the continuous states are 
located in the lower part of x. Therefore, x can be represented as 
x =[::J (10.1.4) 
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where Xci is a column vector of length m containing all discontinuous states and Xc is a 
column vector of length n with all the continuous state variables. 
Di denotes the length of the i th subinterval relative to the length of one switching 
cycle. In accordance with the above assumptions D J is the duty cycle of the active 
switches, and consequently, it is the control input of the converter. Thus, DJ is 
considered to be a known variable. The length of all other subintervals has yet to be 
determined. The state-space representation of the converter is found by averaging the 
equations of all the subintervals weighted with D i . Thus, 
k k 
i = LDiAjX + LDibrg (10.1.5) 
i=l i=l 
An additional equation is needed to describe the output, Y, of the system in terms of the 
state vector x. Namely, 
k 
Y = LDicjx 
i=l 
(10.1.6) 
where the row vectors CI have to be found for each subinterval separately, similar as AI 
and bl. By using the definitions 
k 
A=LDiAj 
i=l 
k 
b= LDibj 
i=l 
k 
c= ~a·c · 
- L... I I 
i=l 
the equations (10.1.5) and (10.1.6) can be restated in a simpler form. 
i=Ax+bVg 
Y =cx 
(10.1.7) 
(10.1.8) 
(10.1.9) 
(10.1.10) 
(10.1.11) 
201 
In steady state, the left-hand side of(10. 1. 10) is zero. Thus, 
O=Ax+bVg (10.1.12) 
With that the large-signal description of the converter is complete. 
10.1.3 Small-Signal Perturbation 
At this point the small-signal perturbation can be applied to the system given in 
(10.1.10) and (10.1.11) in much the same way as described in [13.22]. Two different 
quantities are usually considered as possible inputs. The first is the input voltage, and 
the second is the duty ratio. This thesis follows the same concept. In order to apply the 
small-signal perturbation, the following substitutions have to be made: 
(10.1.13) 
x~x+i 
It is commonly understood that the magnitude of each individual perturbation is much 
smaller than the corresponding steady state value, i.e., 
A 
d·«D· I I (10.1.14) 
ji «Y 
x«x 
It is easier to apply these substitutions to (10.l.5) and (10.1.6) rather than to (10.1.10) 
and (10.1.11). This leads to the following expressions: 
(l0.1.15) 
;=1 ;=1 
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k 
Y + Y = L:(o; +dJcj{x + i) (10.1.16) 
;=1 
The expressions below can be found by substituting (10.1. 7) and (10.1.8) into (10.1.15), 
and (10.1. 9) into (10.1.16). 
k k k k 
i = Ax + Ai + L:d;Ajx + L:d;Aji + bVg + bv g + Ld;bFg + Ld;bjv g (10.1 .17) 
;=1 i=1 ;=1 ;=1 
'-v---' '---v----' 
~ ~ 
k k 
Y +yA = cx +ci + "d·c·x + "d·c·x L.. I I L.. I I (10.1.18) 
;=1 ;=1 
'---..-.--' 
",0 
As indicated in the two equations above, due to assumption (10.1.14), all second order 
terms (i.e., terms involving d;i and d;vg ) are very small compared to the other terms 
and can therefore be neglected. Furthermore, it is assumed that the converter operates 
in steady state in the large-signal sense. Thus (10.1.12) is satisfied and it can be 
subtracted from (10.1.17). Equation (10.1.6) always holds and thus can be subtracted 
from (10.1.18). The result is 
k 
i = Ai + bVg + L:d;(Ajx + bFg) 
i=1 
k 
Y = cx + L:d;cjx 
i=1 
These equations can be rearranged as 
k-l 
i = Ai + bVg + 2:d;{Ajx + brg)+dk{Akx + bkVg) 
;=1 
k-l 
Y = ci + 2:d;CjX +dkckX 
;=1 
(10.1.19) 
(10.1.20) 
(10.1.21) 
(10.1.22) 
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Independent of whether the system is perturbed or not the relative lengths of all the 
subintervals always add up to unity. Therefore, 
k k 
"LDj = "LDj + dj = 1 (10.1.23) 
;=1 ;=1 
Using this it can be concluded that 
(10.1.24) 
or equivalently 
k-l 
dk =-"Ld; (10.1.25) 
;=1 
The substitution of dk in (10.1.21) and (10.1.22) using (10.1.25) leads to 
k-l 
i = Ai + bVg + "Ld;((Aj - Ak)x + (b j - bk)Vg ) (10.1.26) 
;=1 
k-l 
Y = eX + "Ld;(Cj - Ck)x (10.1.27) 
;=1 
The following quantities are defined in order to simplify the expressions. 
(10.1.28) 
(10.1.29) 
(10.1.30) 
(10.1.31) 
(10.1.32) 
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Equations (10.1.26) and (10.1.27) can now be written as 
(10.1.33) 
(10.1.34) 
These two equations describe the small-signal behavior of the whole system. Starting 
from here the discontinuous states and the continuous states must be treated differently. 
In order to do that (10.1.33) will be decomposed into DCM and CCM parts. The DCM 
part is represented by the upper row of (10.1.35), whereas the lower row stands for the 
CCM part. The matrices of (10.1. 3 3) must be partitioned so that the submatrices in the 
upper line of (10.1.35) have the same number of rows, as there are DCM states. 
Similarly, the number of rows of the matrices in the lower line of (10.1. 3 5) corresponds 
to the number of CCM states. The vertical separation of A is such that Au and A2l are 
square matrices. Therefore, All is a m x m, All is a m x n, All is a n x m and A22 is a 
n x n matrix. The partitioning of the state vector x was already introduced in (10.1.4). 
[ :: H ~:: ~~ H:: H :::} g + [ :::rJ + [~::zdD 
~ '---v------" ~ '-v--' '---0----" '---".---' 
=i: =A =i =b =el =E2 
(10.1.35) 
A similar decomposition of (10.1.34) results in 
(10.1.36) 
where Cd is a row vector of length m and Cc is of length n, which are found by splitting C 
such that 
(10.1.37) 
Equation (10.1.35) can now be written as two different equations. 
(10.1.38) 
(10.1.39) 
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As pointed out in [22] xd must be set to zero. This is neither an approximation nor is 
something neglected. It is important to realize that (10.l.38) does not imply that the 
time derivative of the discontinuous states is zero in the perturbed system. The reason 
for this is that the discontinuous states are described by algebraic equations rather than 
by differential equations. Since this point often causes confusion, an alternative 
justification for xd being set to zero is provided in Appendix C. Equation (l 0.l.38) is 
used to find el', but it can not be used to find xd (i.e., the perturbation of the 
discontinuous states). 
Given the assumptions stated in Section 10.l.1, the average value of each 
discontinuous state can be expressed as a function of the continuous states, the input 
voltage and the duty ratio. They are of the general form 
X dj = f(Xcj , .... ,Xcn ,Vg ,D1 ) , i E 1, ... ,m (l0.1.40) 
where the scalars X ij are the elements of the state vector x, such that 
X aj 
}Xd 
Xa (1O.l.41) X= m 
XCj 
lx' Xc n 
It should be stressed here that X d must be averaged only over the conduction angle of 
I 
the corresponding element and not over the whole switching cycle. Due to this, the 
expressions in (10.1.40) are very simple since the average value in the described sense 
is simply half the peak value of that particular voltage or current. 
As mentioned abovexd = 0, it does not mean that the discontinuous states are not 
time varying. Since they are described by algebraic equations, the linearized 
perturbation xd can be found using partial derivatives of (10.1.41) with respect to the 
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continuous states, the input voltage and the duty ratio. In general, the m components of 
id have the following form: 
A n ax d A ax d A ax d A 
Xd = L--' XC + --' Vg + --' d1 , i E 1, .. . ,m i . ax j av aD1 J=l cf g (10.l.42) 
This can be written in matrix form as follows: 
(10.l.43) 
where 
, i E 1, ... ,m , j E 1, .. . ,n (10.1.44) 
axd " d2 == --' , i E 1, ... ,m ; 
i aVg (10.1.45) 
(10.1.46) 
It may seem quite tedious to find all these derivatives. However, the expressions 
represented by (10.l.40) are usually very simple and many of the partial derivatives in 
(10.1.42) are zero. 
Now, d' can be found by substituting (10.1.43) into (10.l.38). 
This equation together with (10.l.43) can be substituted into (10.l.39) and (10.1.36) to 
obtain 
A " 
ic = Fie + GlVg + G2d1 (10.1.48) 
(10.l.49) 
where 
(10.1.50) 
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(10.1.51) 
(10.1.52) 
(10.1.53) 
(10.1.54) 
(10.1.55) 
After applying the Laplace transform to (10.1.48) and (10.1.49), the two equations can 
be written as 
(10.1.56) 
(10.1.57) 
Equation (10.1.56) can be solved for Xc (s), which leads to 
(10.1.58) 
where I is the n x n identity matrix. Using this result (10.1.57) can now be stated as 
(10.1.59) 
In order to find the input voltage to output voltage transfer function, Av(s), and the 
control-to-output voltage transfer function, Ac(s), the perturbation of the second input 
(i.e., d] and v g respectively) has to be nulled. The two transfer functions are given by 
(10.1.60) 
(10.1.61) 
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This algorithm is a generalization of the method presented in [22]. Thus, the order of 
the frequency responses in (10.1.60) and (10.1.61) is equivalent to n (i.e., the same as 
the number of continuous states). As discussed in the previous chapter, this algorithm is 
not very accurate for frequencies close to half of the switching frequency. If the 
converter satisfies the conditions stated in Chapter 9.2.1, the extra delay term (9.2.52) 
can be added to the results obtained by the state-space averaging. The delay term is 
given by 
(10.1.62) 
where 
(10.1.63) 
where Dd is the conduction angle of the diode carrying the discontinuous current 
according to Chapter 9.2.1. Equation (10.1.63) has been slightly modified from its 
original form (9.5.53) in order to accommodate the multiple discontinuous conduction 
mode. In addition, the current in the diode might not exhibit a triangular waveform as 
assumed in Chapter 9.2.1. It can change the slope each time a current becomes 
discontinuous. However, the general shape is still close to a triangle, which allows to 
use the results from Chapter 9. 
The final form of the two transfer functions is then given by 
(10.1.64) 
(10.1.65) 
This concludes the derivation of the algorithm. In the next section a summary of the 
necessary steps is presented to arrive at (10.1.64) and (10.1.65). 
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10.2 Summary of the Algorithm 
The previous section contains a rather detailed derivation of the suggested procedure 
to evaluate the small-signal behavior of converters with multiple discontinuous 
conduction modes. However, once the equations are derived it is unnecessary to repeat 
the derivation for each new converter. In this section the required steps to perform the 
analysis are summarized. It is assumed that the steady state quantities of the converter 
are known. In addition, it must understood in what order the discontinuous states go 
into DCM. The presented algorithm does not provide this information. 
Assuming this information is available, the state vector x can be defined with the 
only constraint that the discontinuous states must be allocated in the top part x. Next, 
the system matrices AI, bi and Ci for each subinterval must be derived in exactly the 
same way as in CCM, with the only difference that there are more than two 
subintervals. In addition, the expressions for the discontinuous states of the form given 
in (10 .1AO) must be found . This part must be done for each converter individually. 
Even the sequences of the subintervals can change in one particular topology depending 
on the component values. 
From this step, the procedure is always the same; and it can be programmed in a 
software package like Mathemetica®. The steps are as follows: 
k 
A = 'LDiAj , i E 1, ... ,k 
i=l 
k 
b = 'LDibj , i E l, ... ,k 
i=l 
k 
C = LDicj , i E 1, .. . ,k 
i=l 
(10.2.1) 
(10.2.2) 
(10.2.3) 
(10.2.4) 
(10.2.5) 
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r
All All }m] 
A~ ~ ~}n 
axa. D ---' I lj - ax 
Cj 
b ~[bll }m] 
bll }n 
i E 1, ... ,m , j E 1, .. . ,n 
aXa 
d2. = --' , i E 1, .. . ,m 
1 aVg 
aXa 
d3 =--' , iEl, ... ,m I aD1 
(10.2.6) 
(10.2.7) 
(10.2.8) 
(10.2.9) 
(10.2.10) 
(10.2.11) 
(10.2.12) 
(10.2.13) 
(10.2.14) 
(10.2.15) 
(10.2.16) 
(10.2.17) 
(10.2.18) 
(10.2.19) 
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(10.2.20) 
(10.2.21) 
~ 
A'v(s)= !' =H(sI-Ft1G1 +J1 
Vg 
(10.2.22) 
(10.2.23) 
If a high level of accuracy close to half of the switching frequency is required and the 
topology satisfies the condition stated in Chapter 9.2.1, then the following steps may be 
added: 
(10.2.24) 
(10.2.25) 
(10.2.26) 
(10.2.27) 
10.3 Practical Example 
This section demonstrates how the procedure is applied to a real circuit. The Bifred 
topology shown in Fig. 10.1 has been chosen for that. This is a Sepic derived circuit 
where an additional diode DJ in series with the input inductor LJ was inserted. The 
presence of this diode enables two independent discontinuous inductor currents. Thus, 
the converter is designed such that both inductors operate in DCM. Rs the equivalent 
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series resistance (ESR) of C2 is included in the model. Since in the experimental circuit 
the ESR was present it was included in order to compare the prediction with 
measurements. 
The small-signal behavior of a switched mode converter depends on the operation 
point. Therefore, the first step is to find the steady state equations of that converter. 
Unlike on the small-signal behavior the effect of the series resistance Rs on the steady 
state is insignificant. The following large-signal equations were derived assuming the 
converter is loss-less (i.e., Rs = 0). 
Historically, steady state equations of converters are commonly given in terms of all 
circuit elements, the input voltage and the duty ratio . In converters in DeM, 
particularly with multiple discontinuous conduction modes, this leads to quite 
complicated functions for the output voltage. Very often the equations are 
transcendental. However, from a designer's point of view this is usually the wrong 
approach, even if the equations were simple. Nobody decides to use a certain set of 
component values, applies a given duty ratio, and uses the output voltage which is a 
result of the chosen combination. 
A design almost always starts with a given input and output voltage (or current) and, 
in order to have control over the voltage stress of the components, even the voltages 
inside the converter itself. Given these voltages, equations can be derived, which 
determine which duty ratio and component values are necessary to obtain these 
voltages. These equations are not only more useful, they also tend to be simpler for 
II 
L1 D1 Cl D2 
+ Vl-
Rs + 
+ Vg sJ L2 RL Vo + 
C2 V2 
12 
Figure 10. J: Bifred converter. 
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converters in DCM. 
Having said all this, the steady state analysis can be initiated assuming Vg , Va, V) and 
the processed power P are given. Since the analysis is rather simple and 
straightforward, only the results are stated here. Furthermore, a similar analysis of this 
converter for the more difficult case with an ac-input voltage has been carried out in 
Chapter 6.2. 
The resulting inductor current waveforms are sketched in Fig. 10.2. The analysis 
reveals that the current h can not become discontinuous before h and I) can only 
become discontinuous if the following relation holds: 
Two more quantities need to be chosen by the designer. Firstly, the switching 
frequency Ts, and secondly, the conduction angle of L2 or equivalently the relative 
length of the first three subintervals, denoted as Dc in Fig. 10.2. To ensure DCM in 
both inductors, Dc must obviously satisfy 
(10.3.2) 
I 
o 1 
Figure 10.2: Typical inductor current waveforms of the Bifred with discontinuous 
conduction mode in both inductors. 
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The inductance values are given by 
(10.3 .3) 
(10.3.4) 
In addition, following relations apply: 
(10.3 .5) 
(10.3.6) 
(10.3.7) 
(10.3 .8) 
where D1, D2, D3 and D4 are the relative length of each subinterval as shown in Fig. 
10.2. The capacitance values are not important for the determination of the steady state, 
hence, no formulas are given here. 
The equivalent circuits for the four subintervals are depicted in Fig. 10.3. Note that 
in this example I = 4, m = 2 , n = 2 and k = 4 . The state vector x was chosen to be 
I] 
12 (10.3 .9) X= 
V1 
V2 
The matrices Ai and the vectors bi can be determined using the four equivalent circuits. 
They are found to be as follows: 
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il Ll CI 
+VI-
Rs + 
+ L2 RL Vo vg 
+ 
i2 
C2 V2 
(a) 
il Ll CI 
+ VI-
Rs + 
+ L2 RL Vo vg 
+ 
i2 C2 V2 
(b) 
il Ll CI 
-1 
+ VI-
Rs + 
+ vg L2 
+ 
RL Vo 
i2 C2 V2 
(c) 
il Ll CI 
-1 
+VI-
Rs + 
+ L2 RL Vo vg 
+ 
C2 V2 
(d) 
Figure 10.3: The equivalent circuits of the four subintervals during a switching cycle. 
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-Rp 
-Rp -1 
_1 (Rp -1) 1 
L1 L1 L1 L1 RL L1 
-Rp -Rp 
0 _1 (Rp -1) 0 
L2 L2 L2 RL 
A2 = b2 = (10.3.11) 
1 0 C1 
0 0 0 
Rp J!L 0 -1 0 
RSC2 RSC2 CARL +Rs) 
0 0 0 0 0 
0 -Rp 0 _1 (Rp -1) 0 
L2 L2 RL 
A3= b3 = (10.3.12) 
0 0 0 0 0 
0 J!L 0 -1 0 RSC2 CARL +Rs) 
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o o o o o 
0 0 0 0 0 
A4= b4 = (10.3.13) 
0 0 0 0 0 
0 0 0 -1 
CARL +Rs) 0 
The output of the converter is Vo. This leads to the following output vectors. 
c, ~ [ 0 0 0 Rp ] Rs (10.3.14) 
c, ~ [ Rp Rp 0 Rp ] Rs (10.3.15) 
c, ~ [ 0 Rp 0 Rp ] Rs (10.3.16) 
c, ~ [ 0 0 0 Rp ] Rs (10.3.17) 
where 
(10.3.18) 
Finally, the expressions for the discontinuous currents have to be found. The formulas 
must reflect the averaged current over the conduction time of the corresponding 
inductor and not over the whole switching cycle. It is noteworthy that the required 
formulas are much simpler than the expressions for the averaged current over one 
switching cycle. The averaged current over the conduction time of the corresponding 
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element is just half its peak value. The simplest way of expressing this mathematically 
IS 
I = D]TS V 
] 2L] g (10.3.19) 
(10.3.20) 
The algorithm summarized in Chapter 10.2 can now easily be applied. 
10.4 Experimental Verification 
An experimental circuit according to Fig. 10.1 was designed to compare the 
prediction with a measurement. The input and the output voltage of the converter and 
the component values were chosen according to Table 10.1. This circuit was operated 
with a switching frequency of 50kHz. First the measured transfer function was 
compared against the prediction using (10.2.23). The delay term was not taken into 
account. The result is shown in Fig. 10.4a over a frequency range from 10Hz to 25kHz 
(i.e., half of the switching frequency). The solid lines show the magnitude and the 
phase of the predicted transfer function. The measured values are represented as dashed 
lines. At higher frequencies the disagreement between the measured and predicted 
phase is quite significant. Therefore, in a second plot in Fig. 10.4b the delay term was 
included. (I.e., (10.2.27) was used to predict the transfer function.) The difference 
between measurement and prediction is much smaller in this case. A good agreement is 
observed over the whole frequency range. This is another indication that the theory of 
Chapter 9 is valid. 
The small-signal analysis of the converter was repeated using the PWM switch 
model for converters in DCM [18]. The comparison of the prediction obtained by this 
V2 Vo L] L2 C] C2 RL Rs 
70V 45V 57!ili 951lH 8801lf 4601lf 250 65mO 
Table 10.1: Specifications of the experimental circuit. 
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Modeling Method Dc-Gain Poles Zeros 
State-space Averaging 187.2 2.58 Hz 2.25 Hz 
25.4 Hz 5.32 kHz 
70.3 kHz 70.3 kHz (rhp) 
PWM Switch Model 187.7 2.59 Hz 2.25 Hz 
25.4 Hz 5.32 kHz 
29.1 kHz 56.6 kHz 
87.2 kHz 120 kHz (rhp) 
Table 10.2: Salient features of the control-to-output transfer functions obtained with 
different modeling techniques (rhp ~ Right Half Plane). 
method with the measured values is shown in Fig. 1O.5a. The agreement close to half 
of the switching frequency tends to be somewhat better using state-space averaging 
together with the delay. Figure 10.5b compares the two modeling techniques. The only 
difference appears close to half of the switching frequency. The obtained poles and 
zeros for both cases together with the dc-gain are shown in Table 10.2. 
50 
40 
-III 30 
"0 
- 20 
Q) 
"0 10 
::l 
~ 
C 0 C) 
co 
~ -10 
-
-20 
-30 
50 
40 
III 30 
"0 
- 20 
Q) 
"0 10 
::l 
~ 
C 0 
C) 
co 
~-1l 
-20 
-30 
220 
150 
---
120 
Magnitude 90 
60 
30 
Phase 0 
-30 
-60 
-90 
10 100 1k 10k 25k 
Frequency, (Hz) 
(a) 
150 
~-~ 
~ 
.......... 
~ Magnitude 
"" ........... ~ 
Phase 
120 
90 
60 
30 
0 
~ 
-30 
'" 
~IK -.. 
-60 
............... 
""'--
~ ...... 
.. .. 
------
10 100 1k 
Frequency, (Hz) 
(b) 
-90 
10k 25k 
-0 
::::::r 
Q) 
en 
CD 
-0 
-
-0 
::::::r 
Q) 
en 
CD 
-0 
-
Figure 10.4: Control-to-output transfer function Ac(s). Solid line: predicted; dashed 
line measured. (a) Without delay term and (b) including the delay term. 
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Figure 10.5: Control-to-output transfer junction comparison with the PWM switch 
model. (a) Solid line: prediction using the PWM switch model; dashed 
line: measurement. (b) Solid line: prediction using state-space 
averaging; dashed line: prediction using the PWM switch model. 
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Chapter 11 
Conclusion 
In the second part of this thesis the small-signal analysis of the DCM is 
investigated from a different perspective. Reduced-order models do not accurately 
predict the transfer function when the frequency approaches half the switching 
frequency. It has been shown that this deficiency can be overcome by a simple 
additional term. This term is based on a fixed delay time which can easily be found 
from the steady state condition of the converter. The obtained results compare well 
with the measurements taken on an experimental circuit. 
The derivation of the delay term is based on assumptions that rule out some of the 
basic converters such as the Buck converter. However, in those cases where it can 
be applied, it is very simple to determine. The result is at least as accurate as with 
conventional full-order models. 
This result appears to be particularly instrumental in conjunction with the findings 
of Chapter 10. There, a standardized algorithm to perform the state-space averaging 
has been presented. This method does not increase its complexity as the number of 
discontinuous states increases. Using this method state-space averaging in DCM 
becomes a straightforward procedure. In these more complicated cases (multiple 
DCM) it is not always obvious how to use the conventional full order models. 
The validity of the derived algorithm is supported by measurements on an 
experimental circuit. 
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Appendix A 
General Properties of Three-Phase Systems 
This appendix contains a listing of useful properties of three-phase systems. The list 
is by no means complete. Only those properties, which are used in the analysis carried 
out in this thesis, mainly in Chapter 4, are treated here. 
A.I The Ideal Three-Phase Source 
A three-phase source is a system of voltage sources that can be represented using 
three individual ac voltage sources, which have one common tenninal as shown in Fig. 
AI. The common tenninal is called the neutral whereas the unconnected tenninals of 
the 3 voltage sources are called the phases or the lines. The neutral mayor may not be 
accessible to a load. Thus, a three-phase source can have either three or four tenninals. 
The two cases will be called the three-phase three-wire system and the three-phase four-
wire system respectively. 
In this thesis the ideal three-phase system is defined using symmetry properties of the 
three involved voltage sources. In particular, a three-phase system is considered to be 
ideal if it can be represented with three voltage sources satisfying the following three 
conditions: 
1) The three voltage sources have sinusoidal waveforms with the same frequency. 
2) The magnitudes of all three voltages are equal. 
3) All three voltages have 120° mutual phase-shift with respect to each other. 
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-VI + 
Phase I 
-V2 + 
Phase 2 
-V3 + 
Phase 3 
Neutral 
Figure A. J: Three-phase source. 
Therefore, the voltages in the ideal three-phase system can be represented as 
vie) = VL J2 sin (e) 
vAe) = VL J2 sin( e - 231t ) 
VAe)=vLJ2sin(e- ~1tF 
(A1.I) 
(AI.2) 
(Al.3) 
Where VL is the rms-value of the line-to-neutral voltages (i .e., of the three voltage 
sources in Fig. AI). The voltage waveforms of an ideal three-phase system are shown 
in Fig. A2. The time dependence of the voltages can be found by means of the 
following substitution: 
(A 1.4) 
where 0) is the angular frequency of the ac voltage. 
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Unless stated otherwise it is always assumed that the three-phase system is ideal. 
Using trigonometric identities it can be shown that for every e the following equalities 
hold: 
V] (e) + VAe) + vAe) = 0 
v/(e) + v/(e)+ v/(e) = 3V/ 
The instantaneous power in a three-phase system is given by 
pee) = v] (e)i] (e) + V2(e)i2(e) + V3 (e) i3 (e) 
(A 1.5) 
(A 1.6) 
(Al.7) 
If unity power factor is assumed, all the phase currents must be proportional to the 
corresponding phase voltage. This result was derived in Chapter 2.5 . Therefore, the 
instantaneous power is proportional to the sum of the squares of the individual phase 
voltages, i.e., 
p(e) oc v] 2(e)+ V22(e)+ V32(e) (Al.8) 
Using (A1.6) it can be concluded that in the case of unity power factor, the 
instantaneous power in a system with an ideal three-phase source is constant. This is a 
Figure A.2: Waveforms of an ideal three-phase source. 
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very useful property. Unlike in a single-phase power factor corrector, an energy storage 
capacitor is not necessarily required in the three-phase power factor corrector. 
A.2 Symmetrical Waveform 
In power factor correction circuits working in discontinuous conduction mode, one 
often encounters periodic current waveforms which exhibit the following symmetry 
properties: 
1) The waveform is periodic with period length of21t. 
2) The waveform can be divided in two half waves with opposite sign but otherwise 
equivalent. 
3) The interval 0 to 21t can be placed in such a way that the first half wave IS 
symmetrical with respect to the vertical line at Y:z1t . 
In mathematical terms this can be written as 
/(8)= f(8 + 21t) 
!(8)=-!(8+1t) 
!(8)=!(1t-8) 
(A2.1) 
(A2.2) 
(A2.3) 
Consequently, if the first quarter of the waveform is known, the rest can easily be 
deduced. As a result, all the information about average value, rms-value and harmonic 
content are contained in only one quarter of the period length. This definition for the 
symmetrical waveform was also used in Chapter 2.7. 
Given the properties represented by (A2.I), (A2.2) and (A2.3), the rms-value of a 
periodic signal as defined in (2.3 .1) can be found using 
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(A 2.4) 
Under the same constraint, the coefficients of the Fourier representation defined In 
(2.2.2) through (2.2.4) are found to be 
ak = 0 for k = 0,1,2, ... (A2.5) 
bk = 0 for k = 2,4,6, ... (A2.6) 
2J2X/2 
bk = - I J(8)sin(ke)aB for k = 1,3,5, ... 
7t 0 
(A2.7) 
It follows that there are only harmonics of odd order and only sine terms. One benefit of 
setting the upper integration limit to 7t/2 rather than to 27t is an improved accuracy in 
numerical calculations. Furthermore, this result will be very useful in the following 
section. 
These results agree with the findings reported in Appendix A of [1] where the 
symmetrical waveform as defined here combine the definitions of the odd periodic 
extension and the alternating periodic extension. 
A.3 The Symmetrical Three-Phase System 
A symmetrical three-phase system is a three-phase system where all voltages and 
currents satisfy the following equations: 
Vj (8) = V2( 8 + 237t ) = V3( 8 + 437t ) (A3.I) 
(A3.2) 
However, neither Vi nor ii need to be sinusoidal. 
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Considering a three-phase three-wire system as shown in Fig. A.3, it can easily be 
seen that the sum of the three currents is zero, i.e., 
3 
:Lde) = 0 (A.3.3) 
i=l 
According to (2.2.5) the current ii has a Fourier series representation of the form 
00 
i1(e) = 10 + ..fi:Lh sin(k8 + <j)k) (A.3.4) 
k=l 
where Ik is the rms-value of each individual harmonic component and <j)k is the 
corresponding phase angle. 10 is the dc-component which has to be zero to satisfy 
(A.3.3). Substituting (A.3.4) into (A.3.3) with the constraint (A.3.2) leads to 
To satisfy this equation for every e each term inside the summation must be zero, i.e., 
-VI + 
II 
L 
-V2 + 0 12 
A 
-V3 + D 13 
Figure A.3: Three-phase three-wire system. 
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(A3 .6) 
Three different cases of k need to be distinguished, namely, k = 3n - 2, k = 3n -1 and 
k = 3n. If k = 3n - 2, then (A3 .6) becomes 
Ik( sin(kll + 'l'k)+ Sin( kll + 'l'k - 23") + sin( kll + 'l'k - ~IIFF = 0 (A3.7) 
, ... I 
=0 
This is zero for an arbitrary h because the three sine waves have 1200 mutual phase; 
therefore, their sum is zero, similarly as (A 1.5). 
If k = 3n -1, then (A3 .6) becomes 
I k ( sin (kll + 'l'k) +sin( kll + 'l'k + 23") + Sin( kll + 'l'k + ~IIFF = 0 
\ ... I 
=0 
Also this equation is satisfied for any value of h-
If k = 3n, then (A3 .6) becomes 
(A3.8) 
(A3.9) 
This third equation can only be zero for every 8 if h is zero. The conclusion is that in a 
symmetrical three-phase three-wire system, no current harmonics of order 3n can exist. 
In mathematical terms this can be stated as 
Ik = 0 for k = 3n, n = 1,2,3, ... (A3.10) 
A.4. Symmetrical Waveform in a Symmetrical Three-Phase System 
Here, it is assumed that a functionJi(8) satisfies the conditions (A2.1), (A2.2) and 
(A2.3). It is also assumed that there are functions h(8) and 13(8) such that they can 
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represent the voltages or the currents in a symmetrical three-phase system. (I.e., fj(8) 
throughfl8) satisfy conditions according to (A3.I) or (A3.2) respectively.) This leads 
to the following equation: 
(A4.I) 
Simple substitutions using (A2.I) through (A2.3) lead to 
(A4.2) 
(A4.3) 
The significance of this result is that iffj(8),fi8) and}3(8) are known over the interval 
o ~ e ~ 30°, thenfj(8) can easily be found over the range 0 ~ 8 ~ 90° using (A4.2) and 
(A4.3) (see Fig. A4). Since both the symmetrical waveform and a symmetrical three-
phase system is assumed, the functions fj(8), h(8) and }3(8) are known over the whole 
interval 0 ~ 8 ~ 360° . 
Figure A.4: Waveforms of a symmetrical three-phase system. 
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That means, all the information like the rms-value off,(8) or the harmonic content is 
contained and can be found from this interval of 30° (i.e., from the interval 0 ~ 8 ~ 1t/ 6). 
The equations (A.4.2) and (A.4.3) can be rearranged as 
(A.4.4) 
(A.4.5) 
Using (A.2.4) the rms-value for the symmetrical wave form is given by 
21t/2 2 
Frms = - J Ji (8)aB 
1t 0 
(A.4.6) 
Substitution of (A.4.4) and (A.4.5) into (A.4.6) leads to 
Frms = - J 1/(8)aB+ f Il 1t -8 aB+ f 1/ 8- 1t aB 2 (1t/6 1t/3 ( ) 1t12 ( ) J 
1t o· 1t16 3 1t/3 3 
(A.4.7) 
Now the boundaries of the integrals can be adjusted such that they all run from 0 to 7t/6. 
This requires a substitution of 8 in the 2nd and 3rd integral such that 8 ~ 8 + 1t / 6 and 
8 ~ 8 + 1t/3 respectively. 
Frms = - J 1/(8)aB+ J Il 1t -8 aB + J 1/(8)aB 2 (1t/6 1(/6 ( ) 1t/6 J 
1t 0 0 6 0 
(A.4.8) 
Notice that the following equality holds: 
1t/6 ( ) 1t/6 J II 1t_ 8 aB= fli8)aB 
o 6 0 
(A.4.9) 
With this (A.4.8) can be rewritten as 
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1C/6 
Frms = ~ f I/(e) + f/(e) + f/(e)dd 
1t 0 
(A.4.10) 
According to (A.2.7) the rms-value of each individual harmonic is given by 
2J21C/ 2 
bk = - f Ji(e)sin(k8)dd 
1t 0 
(A.4.11) 
Once more, (A.4.4) and (A.4.5) can be used to find 
bk = - J Ji(e)sin(k8)dd + J f3 1t - e sin(k8)dd - J 12 e - 1t sin(k8)d1 2J2(1C/6 1C/3 () 1C/2 () J 
1t 0 1C / 6 3 1C/3 3 
(A.4.12) 
The same substitutions as in (A.4.8) lead to the following 
b. = 2:T 1i9)sin(ke)+ 13(: -9 }+(9+ :))-12 (9)S+( 9 + ~FFayl 
(A.4.13) 
And after some more algebra 
b. = 2:T 1i9)sin(ke)+ 12 (9)sin( ke- 2:-) + 1A9)sin( ke- 4:-)a\l 
(A.4.14) 
The fundamental component b I is given by 
(A.4.15) 
The question might be posed: why is it important to express all these quantities in terms 
of integrals running from 0 to 30°? Consider the waveforms in Fig. A.2 to be the input 
voltages of a converter. F or the analysis of one switching cycle it can be important to 
know now what the polarity of each input voltage is during the switching cycle in 
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question. It must also be known which of the two voltages with the same polarity has 
the higher magnitude. Generally, this tends to apply to converters operating in 
discontinuous conduction mode (DCM). More importantly, it applies to the converter 
analyzed in Chapter 4. 
Considering Fig. A2 it can be concluded that the above described input voltage 
situation changes every 30°. The higher magnitude changes from one phase to the next 
one or one phase voltage changes its polarity. For an arbitrary converter the switching 
cycle must be analyzed for each of the 12 consecutive 30° intervals separately. If it can 
be concluded that the input currents satisfy simultaneously the symmetrical waveform 
condition and the symmetrical three-phase condition, then it is enough to analyze the 
operation of the converter for one single 30° interval. This applies to the converter 
analyzed in Chapter 4. 
A.5 Power Considerations in a Symmetrical Three Phase System with an 
Ideal Three-Phase Voltage Source and the Symmetrical Current 
Waveform 
In this section a symmetrical three-phase three-wire system is considered which is 
connected to an ideal three-phase voltage source. In addition the current waveform is 
assumed to satisfy the symmetrical waveform condition. In general, the instantaneous 
power is given in (AI. 7). This can be decomposed into three components, each of 
which represents the power delivered by each phase separately. These components are 
pAe) = Vj (e)ij (e) 
pAe) = V2(e)iAe) 
pAe) = vAe)iAe) 
The total instantaneous power of course is given by 
(AS.I) 
(A 5.2) 
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According to (2.2.5) the current il has a Fourier series representation ofthe form 
00 
iie) = 10 + J2"ZJk sin(ke + <Pk) (A5.3) 
k=l 
Since the symmetrical waveform is assumed this reduces to 
00 
iie) = J2'L.!ksin(ke) (A 5.4) 
k=l 
where 
h = 0 for k = 2,4,6, ... (AS5) 
(According to (A2.5) through (A2.7).) Since a symmetrical three-phase three-wire 
system is considered the following also holds: 
lk = 0 for k = 3,6,9, ... (A5.6) 
Equation (A5.4) and (A 1.1) can be substituted into the expression for Pl(e) in (A5.1). 
00 
Pl(e) = 2VL L1k sin (k8)sin (e) 
k=l 
Using a trigonometric identity this can be rewritten as 
00 
Pl(e) = VLLh cos(k -1)e)- cos(k + 1)e) 
k=l 
(AS7) 
(AS8) 
Thus, the If' current harmonic contributes to the two power harmonics of order k-l and 
k+ 1. The magnitude of both components is equal and the phase is 1800 apart. From 
(AS5) and (A5.6) it can be concluded that only the fundamental and harmonics of 
order 
k= 6n±1 (A5.9) 
can exist. The possible numbers are shown in Fig. A 5. The arrows indicate which 
power harmonics each current component creates. Thus, Pl(e) can contain a dc-part and 
Current harmonics: 1 
/\ 
Power harmonics: 0 2 
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5 7 
/\/\ 
468 
11 13 
/\/\ 
10 12 14 
17 19 ... 
/\/\ 
16 18 20 ... 
Figure A.5: Possible current and power harmonics in a symmetrical three-phase three-
wire system with an ideal three-phase voltage source and symmetrical 
current waveform. 
all even harmonics. Due to the assumed symmetry of the system the same relation must 
apply to piS) and pJ(S). Since the voltages and the currents satisfy (A3.l) and (A3 .2) 
respectively, the power in each phase must satisfy the same kind of equation. Therefore, 
(A5.l0) 
In Appendix A3 it has been shown that given (A5.10) all harmonics that are not 
multiple of three add up to zero for every S. Harmonics that are multiples of three do 
not mutually cancel if their magnitudes are non-zero in each individual phase. 
Consequently, the total instantaneous power p(S) as given in (A5.2) can only contain a 
constant part and harmonics of order six and multiples thereof This is often referred to 
as the six times the line frequency ripple. 
Inversely, if the total instantaneous power is constant, the power harmonics of order 
six and its multiples must be zero in each individual phase (i.e., in PI(S), piS) and pJ(S) 
separately). In order for these harmonics to vanish, the contributions of the two 
neighboring current harmonics must mutually cancel (Fig. A5). From (A.5.8) it can be 
concluded that this requires that these two harmonics must be equal. In mathematical 
terms this can be written as 
(A.5.11) 
If the instantaneous power is constant, the harmonics must appear in equal pairs with 
order numbers next to a multiple of six. A similar analysis has been carried out in [2]. A 
practical case where this relation holds is discussed in Chapter 4.4. 
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A.6 Summary 
In this final section the results of this Appendix A are briefly summarized. 
1) In an ideal three-phase source the following holds: 
• The sum of the phase voltages is zero. 
• The sum of the squares of the phase voltages is constant. 
2) A symmetrical waveform as defined in Appendix A.2 has the following property: 
• The Fourier series expansion has no even harmonic components. 
3) Currents in a symmetrical three-phase three-wire system satisfy the following: 
• The Fourier series expansion has no harmonic components of order 3n. 
4) If the currents in a symmetrical three-phase three-wire system possess the 
symmetrical waveform, then the following holds: 
• The Fourier series expansion contains only harmonic components of order 6n ± 1 . 
• If all three currents are known over an interval of 30°, then all current waveforms 
are completely determined over the whole period. All the information about the 
currents (e.g., its THD, its rms-value, or the Fourier series expansion) is contained 
in a 30° interval. 
5) The following can be said about a symmetrical three-phase three-wire system with an 
ideal three-phase source and with symmetrical current waveforms: 
• The instantaneous power has only harmonics of order 6n. 
• If the instantaneous power is constant, the current harmonics appear in equal 
pairs, such that 16n+l = 1 6n- 1 . 
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Appendix B 
Alternative Forms of Equations 
The equations in Chapter 4 were stated in a way that appeared to be the simplest 
possible form. Using trigonometric identities and a number of substitutions, some of 
these equations can be stated alternatively in a form that increases the computation speed 
in numerical calculations tremendously. These equations are listed in this appendix. 
B.I: Equation (4.1.63) or (4.6.7) respectively, i.e., 
(B .I) 
is equivalent to 
M2 + 2M sin(28)sin( 8 - 21t) + sin2 (28) 
o;,(e) = ~ M2. ( 3 Y (B.2) 
~ - J3 sin (8)) (M - cos(8)) 
B.2: Equation (4. l.68) or (4.6.8) respectively, i.e., 
is equivalent to 
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M cos({k -1)8)+ sin (2S)sin(kB _ 21t) 
~M 3 
2 (M - J3 sin (S)) (M - cos(S)) if k = 3n + 1 
M cos((k + 1)8)- sin (2S) sin (kB + 21t) 
_-_3M __ ~ ______ ~ ____ ~ ____ P~ 
2 (M -J3sin(S)) (M -cos(S)) if k = 3n-1 (B.4) 
o if k = 3n 
B.3: The integral in (4.2.3) or (4.6.9) respectively, i.e., 
(B.S) 
can be analytically solved, such that AJ can be expressed as 
(B.6) 
This expression has a zero divided by zero term at M = J3. The limit at this value of M 
is given by 
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B.4: Equation (4.2.5) or (4.6.10) respectively, i.e., 
(B.8) 
is equivalent to 
2 % M2 +2Msin(2S)sin(s- 21t)+sin2(2S) 
A2 = 3M . f 3 dS (B ) 
21t 0 ({M -J3sin(S))(M -cos(S))) .9 
B.5: Equation (4.3.9) or (4.6.11) respectively, i.e., 
(B.I0) 
is equivalent to 
A3 = 
% (M + sin(2S )sin(s _ 21t))2 
~K f 3 dS 
21t 0 M2 + 2M sin(2S )sin( S - 231t ) + sin2(2S) 
(B . 11) 
B.6: Equation (4.4.4) or (4.6.12) respectively, i.e., 
1C/6 f.) 
A = _3_ f as'S cI:J 
4 rrJv{2 0 ai(9) (B.12) 
is equivalent to 
[ ]
2 
6 % sin (29 )co{ 9 _ 2;) 
A4 = 1+-· f d9 
1t 0 M + sin(2S )Sin( S - 231t ) 
(B. 13) 
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D.7: Equation (4.2.8) or f krel at constant DJ in Table 4.1 respectively, i.e., 
1 1t/6 
h l = - fPk(S)aB 
re 1tA 
1 0 
(B. 14) 
is equivalent to 
%M cos((k -1)8)+ sin(2S)sin(w _ 21t) 
3M . f 3 
27tA1 0 ~ - J3 sin(S)) (M - cos(S)) if k =6n+l 
if k = 6n -1 (B.15) f -krel -
%M cos((k + 1)8)- sin (2S)sin(w + 21t) 
-3M. f 3 
21tA1 0 ~ - J3 sin (S)) (M -cos(S)) 
o otherwise 
D.S: Equation (4. 3.15) or f krel at optimal DJ in Table 4.1 respectively, i.e., 
(B. 16) 
is equivalent to 
-3--1 (M COS((k-l)e)+Sin(28)Sin( kG-¥)X M +sin (28) Sin( 8-¥)) 
2nA3 0 M2 + 2M Sin(28)Sin( 8 - 231t ) + sin 2 (28) 
ifk=6n+l 
I -k
rel -
-=2.. -1 ( M cos((k + l)e) - sin(28 )Sin( kG + ¥ ) X M + sin(28 )Sin( 8 - ¥ J ) 
2nA3 0 M2 + 2M sin(28 )Sin( 8 - 231t ) + sin 2 (28) 
ifk=6n-l 
o otherwise 
(B.17) 
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B.9: Equation (4.4.7) or Iuel in the constantld case in Table 4.1 respectively, i.e., 
(B.18) 
is equivalent to 
% M cos((k -1)8)+ sin (28)sin(k8 _ 21t) 
~K f 3 da 
1t 0 M + sin (28 )sin( 8 - 231t ) 
if k = 6n+ 1 
I -krel -
% M cos((k + 1)8)- sin (28)sin (k8 + 21t) 
-6 J 3 
. da 
1t 0 M + sin (28) sin ( 8 - 231t ) 
if k = 6n -1 (B.19) 
o otherwise 
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Appendix C 
Dynamic Behavior of Currents in DCM 
State-space averaging for switch mode converters was first introduced in [13]. In [22] 
the method was extended to converters operating in discontinuous conduction mode 
(DCM). The averaged system is always represented in the fonn 
i=Ax+BVg (C.1) 
where A is the averaged system matrix and B is the averaged input vector. The 
averaging is carried out using the matrices (or vectors, respectively) of each subinterval 
of one switching cycle weighted by the length of the corresponding subinterval. In a 
converter in continuous conduction mode (CCM), A and B are given by 
(C.2) 
(C.3) 
The state vector x contains all the currents and voltages of the reactive elements and i 
contains their time derivatives. In order to find the small-signal behavior of a converter, 
the system represented in (C.1) is perturbed around its point of operation. This leads to 
a small-signal description of the fonn 
(C.4) 
In [22] it has been pointed out that if a state operates in DCM, its corresponding time 
derivative in x must be set to zero. Consequently, in Chapter 10.1 of this thesis the 
whole vector xd must be set to zero (see (10.l.35) and (10.l.38)). This point can cause 
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some confusion because at first sight it seems to imply that the discontinuous states are 
not time varying or that they are approximated by constants. 
Of course, these states have a dynamic behavior similar to the ones in CCM. The 
diJdt of currents in DCM is often even larger than the one of the same converter in 
CCM. The purpose of this appendix is to show that this fact is not neglected by state-
space averaging. It will be shown that if a state operates in DCM, the corresponding 
element in i must be set to zero. 
Fig. C.Ia shows a typical waveform in continuous conduction mode. The waveform 
does not represent a steady state situation since the current value at the end of the 
switching cycle is different from the one at the beginning. The equation for the current 
during the first subinterval is given by 
(C.S) 
where L is the inductance value of the component that carries the current i, and VI is a 
certain voltage in that converter. It can be a composed of different states plus the input 
Voltage. Similarly, during the second subinterval the current can be described by 
i{t) = V2 t 
L 
(C.6) 
where V2 is another combination of states and maybe the input voltage. The current 
difference between the beginning and the end of the switching cycle can now be 
determined by using the geometry of the triangles in Fig. C.Ia. For convenience the 
length of one switching cycle is here denoted by LiT 
AI = WjDj +V2D2 )LlT 
L 
This can be rearranged as follows: 
(C.7) 
(C.S) 
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If the switching frequency is sufficiently high (i.e., if AT is sufficiently short), ,&IAT is 
approximately the same as dildt. Thus, 
A much more detailed derivation is given in [22]. State-space averaging is just an 
organized way to arrive at equations like (e.9) for all states simultaneously. 
Figure e.1 b shows the waveforms if this current of the same converter enters the 
discontinuous conduction mode. The current slopes still depend on the same VI and V2 
as before. The values may have changed but it is the same combination of the same 
states. In this case there is no ,& that can be calculated as before. Using the geometry 
the triangles in Fig. e.Ib, an equation equivalent to (C.8), must read as follows: 
(e.IO) 
It must be pointed out that the right-hand side of (e.8), (e.9) and (e.10) are the same. 
Like in the CCM case, also in the DCM case, applying state-space averaging provides 
the-right-hand side of (e.1 0). In this case, the left-hand side is not the time derivative of 
a current. From Fig. e.Ib it is clear that it is always zero if the converter operates in 
DCM even during transients. It must also be zero if a small-signal perturbation is 
applied. Consequently, the corresponding component in i must be set to zero; anything 
else is wrong. The equations of the form like (C.lO) obtained in DCM are not used to 
determine the dildt or dvldt, or any of the states, they serve to determine D2. 
In CCM the current and voltages are described by differential equations like (e.9). In 
contrast, in DCM they are described by algebraic equations. Therefore, the derivatives 
of these currents or voltages are of no consequence to the solution of the network, no 
matter what they are. Figure e.2 shows an example of a changing current in DCM and 
its average value. The expression for the average current is found using the geometry of 
the triangles in Fig. e.Ib. For this example it is 
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I 
_ _ ________________ ----_____________ ~_ ~g[is 
0 DJL1T D2L1T L1T t 
1 __ K~ ..... 
·1 
(a) 
I 
VI 
-/ 
V2 
-/ 
L L 
o 
1 __ 
DJL1T L1T t 
(b) 
Figure C.l: Typical cu"ent waveforms: (a) in continuous conduction mode and (b) in 
discontinuous conduction mode. 
o 
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I 
Average current 
L1T 2L1T 3L1T 4L1T 
Figure C.2: Changing current in discontinuous conduction mode. 
I = ~aAal + D2 )fl.T 
2L 
t 
(C.ll ) 
This expression does not contain any derivatives. At least one of VI, DI, or D2 must 
change as time progresses. If incremental changes are required, as in the small-signal 
analysis, partial derivatives can be used. In this case that leads to 
Similar equations are used in the state-space averaging method in [22]. The same 
principle was applied in (10.1.42) of Chapter 10.1 in this thesis. 
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